数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UM1753 数据表(PDF) 9 Page - STMicroelectronics

部件名 UM1753
功能描述  Description of STLUX385A peripheral library
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

UM1753 数据表(HTML) 9 Page - STMicroelectronics

Back Button UM1753 Datasheet HTML 5Page - STMicroelectronics UM1753 Datasheet HTML 6Page - STMicroelectronics UM1753 Datasheet HTML 7Page - STMicroelectronics UM1753 Datasheet HTML 8Page - STMicroelectronics UM1753 Datasheet HTML 9Page - STMicroelectronics UM1753 Datasheet HTML 10Page - STMicroelectronics UM1753 Datasheet HTML 11Page - STMicroelectronics UM1753 Datasheet HTML 12Page - STMicroelectronics UM1753 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
DocID026248 Rev 1
9/21
UM1753
STLUX library
21
CLK_GetITStatus
CLK_IT specifies the CLK
interrupt.
ITStatus is the
current status
for the interrupt.
Checks whether the
specified CLK interrupt has
is enabled or not.
CLK_ClearITPendingBit
CLK_IT specifies the CLK
interrupt.
Clears the CLK's interrupt
pending bits.
CLK_PLLConfig
CLK_PLL_Source specifies the
clock source for the PLL. It can
be HSI or HSE.
CLK_PLL_DIVPRES is the
division factor for PLL selected
clock.
This function sets the clock
source for PLL.
CLK_PLLCmd
NewState can be ENABLE or
DISABLE.
This function enables or
disables PLL.
CLK_CCOConfig
CLK_CCO specifies the clock
source for the CCO. It can be
one of the following sources:
HIS, LSI, HSE, PLL, CPU,
CKM, SMEDx, ADC, EEPROM,
AWU, prescaled PLL.
CLK_CCODIVR is the division
factor n for the CCO clock,
CLKCCO = CLK / (n + 1).
This function sets the clock
source for the CCO clock.
CLK_ADCConfig
CLK_ADC_Source specifies
the clock source for the ADC. It
can be one of the following
peripherals: HSI, PLL, LSI,
HSE.
CLK_ADC_DIV is the division
factor for PLL selected clock.
CLKADC = CLKSEL / (n+1).
This function sets the clock
source for the ADC.
CLK_AWUConfig
CLK_AWU_DIVIDER is the
division factor for the AWU
clock. It can be a power of two
ranging from 1 to 256.
This function configures the
AWU clock.
CLK_SMEDConfig
CLK_SMD selects the SMEDx
clock to be configured.
Source specifies the clock
source for the SMEDx. It can be
one of the following peripherals:
HSI, PLL, LSI, HSE.
Prescaler is the division factor
for the SMEDx clock. It can be
a power of two ranging from
1 to 128.
This function configures the
SMEDS clock.
Table 2. STLUX385A clock (continued)
Header
Input parameters
Output
parameters
Functionality



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com