数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN1777 数据表(PDF) 5 Page - STMicroelectronics

部件名 AN1777
功能描述  STR71x MEMORY MAPPING AND DEVELOPMENT TOOLSET
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

AN1777 数据表(HTML) 5 Page - STMicroelectronics

  AN1777 Datasheet HTML 1Page - STMicroelectronics AN1777 Datasheet HTML 2Page - STMicroelectronics AN1777 Datasheet HTML 3Page - STMicroelectronics AN1777 Datasheet HTML 4Page - STMicroelectronics AN1777 Datasheet HTML 5Page - STMicroelectronics AN1777 Datasheet HTML 6Page - STMicroelectronics AN1777 Datasheet HTML 7Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 5 / 7 page
background image
5/7
STR71x MEMORY MAPPING AND DEVELOPMENT TOOLSET
2 CODE INITIALIZATION
Before entering the C code, the RW region must be copied from the load region to the execu-
tion region and the ZI region must be created.
The initialization code is integrated in the startup routine "71x_init.s".
The following software is a typical initialization code that corresponds to the last examples. It
uses the symbols generated by the linker to find information about each region.
IMPORT IImage$$RAM$$BaseI
; Base of RAM to initialise
IMPORT ILoad$$RAM$$BaseI
; End of ROM code (=start of ROM data)
IMPORT IImage$$RAM$$ZI$$BaseI
; Base of area to zero initialise
IMPORT IImage$$RAM$$ZI$$LengthI
; Length of area to zero initialise
LDR
r0, =ILoad$$RAM$$BaseI
; Get pointer to ROM data
LDR
r1, =IImage$$RAM$$BaseI
; and RAM copy
LDR
r3, =IImage$$RAM$$ZI$$BaseI
; Zero init base => top of initialised data
CMP
r0, r1
; Check that they are different
BEQ
%F1
0
CMP
r1, r3
; Copy init data
LDRCC
r2, [r0], #4
STRCC
r2, [r1], #4
BCC
%B0
1
LDR
r1, =IImage$$RAM$$ZI$$LengthI; Length of zero init segment
ADD
r1, r1, r3
; Top of zero init segment
MOV
r2, #0
2
CMP
r3, r1
; Zero init
STRCC
r2, [r3], #4
BCC
%B2
If the execution region is mapped the the external memory, before the code initialization, the
EMI must be enabled and configured. The following assembly code enable and configure the
EIM bank 1 with 7 wait states and 16 bit wide.
LDR
r0, =GPIO2_Base_addr
; Configure P2.0 -> 3 in AF_PP mode
LDR
r1, =0x0000000F
STR
r1, [r0, #PC0_off_addr]
STR
r1, [r0, #PC1_off_addr]
STR
r1, [r0, #PC2_off_addr]
LDR
r0, =EMI_Base_addr
LDR
r1, =0x0000803D
STR
r1, [r0, #BCON1_off_addr]
; Enable bank 1 16-bit 7 wait state



Html Pages

1 2 3 4 5 6 7


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com