LT1180ACSW datasheet(5/12 Pages) LINER

5 / 12 page

LT1180A/LT1181A

HARA TERISTICS

TYPICALPERFOR

LOAD CAPACITANCE (nF)

4.0

LT1180A • TPC11

1.0

2.0

3.0

5.0

3.5

0.5

1.5

2.5

4.5

+SLEW

–SLEW

LT1180A • TPC13

LT1180A • TPC12

INPUT

DRIVER OUTPUT

RL = 3k

DRIVER OUTPUT

RL = 3k

CL = 2500pF

DRIVER 1

OUTPUT

ON/OFF PIN

Shutdown to Driver Outputs

Driver Output Waveforms

10V

GND

– 10V

–5V

DRIVER 2

OUTPUT

Slew Rate vs Load Capacitance

Receiver Short-Circuit Current

PI FU CTIO S

V+: Positive Supply Output (RS232 Drivers). V+

≈ 2VCC –

1.5V. This pin requires an external charge storage capaci-

tor C

≥ 0.1µF, tied to ground or VCC. Larger value capaci-

tors may be used to reduce supply ripple. With multiple

transceivers, the V+ and V – pins may be paralleled into

common capacitors.

V–: Negative Supply Output (RS232 Drivers). V–

≈ –(2VCC

– 2.5V). This pin requires an external charge storage

capacitor C

≥ 0.1µF. Larger value capacitors may be used

to reduce supply ripple. With multiple transceivers, the V+

and V – pins may be paralleled into common capacitors.

TEMPERATURE (

°C)

–55

LT1180A • TPC10

–25

100

125

RX ISC

–

RX ISC

VCC: 5V Input Supply Pin. This pin should be decoupled

with a 0.1

µF ceramic capacitor close to the package pin.

Insufficient supply bypassing can result in low output

drive levels and erratic charge pump operation.

GND: Ground Pin.

ON/OFF: A TTL/CMOS Compatible Operating Mode Con-

trol. A logic low puts the LT1180A in shutdown mode.

Supply current drops to zero and both driver and receiver

outputs assume a high impedance state. A logic high fully

enables the device.

LT1180ACSW 数据表(PDF) 5 Page - Linear Technology

LT1180ACSW 数据表(HTML) 5 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表下载