| 数据搜索系统,热门电子元器件搜索 |
|
LT1394CS8 数据表(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LT1394CS8 数据表(HTML) 6 Page - Linear Technology |
|
6 / 16 page ![]() 6 LT1394 PIN FUNCTIONS V+ (Pin 1): Positive Supply Voltage. Normally 5V. +IN (Pin 2): Noninverting Input. –IN (Pin 3): Inverting Input. V– (Pin 4): Negative Supply Voltage. Normally either 0V or – 5V. LATCH ENABLE (Pin 5): Latch Control Pin. When high, the outputs remain in a latched condition, independent of the current state of the inputs. GND (Pin 6): Ground. Q OUT (Pin 7): Noninverting Logic Output. This pin is high when +IN is above –IN and LATCH ENABLE is low. Q OUT (Pin 8): Inverting Logic Output. This pin is low when +IN is above –IN and LATCH ENABLE is low. TI I G DIAGRA S VOUT VIN ∆V IN VOD tPD 1394 TD01 VOUT LATCH ENABLE tH tSU tLPD 1394 TD02 VIN TYPICAL PERFORMANCE CHARACTERISTICS tPD+ Response Time to 5mV Overdrive –95mV 5mV VS = ±5V 2ns/DIV fIN = 2MHz VOD = 5mV 1394 G17 tPD – Response Time to 5mV Overdrive +IN Q OUT Q OUT –95mV 5mV +IN 1.4V 0V 1.4V 0V VS = ±5V 2ns/DIV fIN = 2MHz VOD = 5mV 1394 G18 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |