UPD75312 datasheet(21/62 Pages) NEC

21 / 62 page

µPD75312(A), 75316(A)

5.2

CLOCK GENERATOR CIRCUIT

The operation of the clock generator circuit is determined by the processor clock control regiser (PPC) and

system clock control register (SCC).

This circuit can generate two types of clocks: main system clock and subsystem clock.

In addition, it can also change the instruction execution time.

• 0.95

µs/1.91 µs/15.3 µs (main system clock: 4.19 MHz)

• 122

µs (subsystem clock: 32.768 kHz)

Remarks 1: fX = Main system clock frequency

2: fXT = Subsystem clock frequency

3: PCC: Processor clock control register

4: SCC: System clock control register

5: *: instruction execution.

6: One clock cysle (tCY) of

Φ is one machine cycle of an instruction. For tCY, refer to AC

characteristics in 11. ELECTRICAL SPECIFICATIONS.

Fig. 5-1 Clock Generator Block Diagram

V DD

XT1

XT2

f XT

f X

LCD controller

/driver

Watch timer

Subsystem

clock

oscillator

Main system

clock

oscillator

1/2 1/16

1/8 to 1/4096

Frequency divider

· Basic interval timer (BT)

· Timer/event counter

· Serial interface

· Watch timer

· LCD controller/driver

· INT0 noise rejecter circuit

· Clock output circuit

WM.3

SCC

SCC3

SCC0

PCC

PCC0

PCC1

PCC2

PCC3

HALT*

STOP*

PCC2, PCC3

clear signal

STOP F/F

HALT F/F

Oscillator

disable

signal

Frequency

divider

1/4

· CPU

· INT0 noise

rejecter circuit

· Clock output

circuit

Wait release

signal from BT

RESET signal

Standby release

signal from interrupt

control circuit

UPD75312 数据表(PDF) 21 Page - NEC

UPD75312 数据表(HTML) 21 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载