LTC1472CS datasheet(3/16 Pages) LINER

3 / 16 page

LTC1472

VDD = 5V, VCC(IN) = 5V, VPPIN = 12V, VCCEN0 = VCCEN1 = 0V, TA= 25°C, (Note 1), unless otherwise noted.

The q denotes the specifications which apply over the full operating

temperature range.

Note 1: VENH = 5V, VENL = 0V. See VCC and VPP Switch Truth Tables for

programming enable inputs for desired output states.

Note 2: Power for the VCC input logic and charge pump circuitry is derived

from the 5VIN power supply which must be continuously powered. 12V

and 3.3V power is not required to control the NMOS VCC switches. (See

Applications Information.)

Note 3: The two 3VIN supply input pins (14 and 15) must be connected

together and the two VCC(OUT) output pins (1 and 16) must be connected

together. The 3VIN supply pins do not need to be continuously powered

and may drop to 0V when not required.

Note 4: The VCC and VPP output are protected with foldback current limit

which reduces the short-circuit (0V) currents below peak permissible

current levels at higher output voltages.

Note 5: To 90% of final value.

Note 6: 12V power is only required when VPPOUT is programmed to 12V.

The external 12V regulator can be shutdown at all other times. Built-in

charge pumps power the internal NMOS switches from the 5V VDD supply

when 12V is not present.

Note 7: Power for the VPP input logic and charge pump circuitry is derived

from the VDD power supply which must be continuously powered.

Note 8: To 90% of the final value, COUT = 0.1µF, ROUT = 2.9k.

Note 9: To 10% of the final value, COUT = 0.1µF, ROUT = 2.9k.

Note 10: To 50% of the initial value, COUT = 0.1µF, ROUT = 2.9k.

ELECTRICAL CHARACTERISTICS (VPP Switch Section)

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

VCC(IN)

VCC Input Voltage Range

5.5

VPPIN

VPP Input Voltage Range

(Note 6)

12.6

VDD

Logic Supply Voltage Range

(Note 7)

4.5

5.5

ICCIN

VCC(IN) Supply Current, No Load

Program to VPPIN or VCC(IN) VPPIN = 12V

µA

Program to 0V or Hi-Z

0.01

µA

IPPIN

VPPIN Supply Current, No Load

Program to VPPIN or VCC(IN)

µA

Program to 0V or Hi-Z

0.01

µA

IDD

VDD Supply Current, No Load

Program to VPPIN

120

µA

Program to VCC(IN), VPPIN = 0V

150

µA

Program to VCC(IN), VPPIN = 12V

µA

Program to 0V or Hi-Z

0.01

µA

IVPPOUT

Hi-Z Output Leakage Current

Program to Hi-Z, 0V < VPPOUT < 12V

0.01

µA

RON

On Resistance VPPOUT to VPPIN

VPPIN = 12V, ILOAD = 120mA

0.50

Ω

On Resistance VPPOUT to VCC(IN)

VCC(IN) = 5V, ILOAD = 5mA

1.70

Ω

On Resistance VPPOUT to GND

VDD = 5V, ISINK = 1mA

100

250

Ω

VPPENH

VPP Enable Input High Voltage

VDD = 5V

VPPENL

VPP Enable Input Low Voltage

VDD = 5V

0.8

IVPPEN

VPP Enable Input Current

0V < VPP EN < VDD

±1

µA

VSDH

SHDN Output High Voltage

Program to 0V, VCC(IN) or Hi-Z, ILOAD = 400µA

3.5

VSDL

SHDN Output Low Voltage

Program to VPPIN, ISINK = 400µA

0.4

ILIMVCC

VPPOUT Current Limit, VCC(IN)

Program to VCC(IN), VPPOUT = 0V (Note 4)

ILIMVPP

VPPOUT Current Limit, VPPIN

Program to VPPIN, VPPOUT = 0V (Note 4)

100

tVPP1

Delay and Rise Time

From 0V to VCC(IN),VPPIN = 0V (Note 8)

µs

tVPP2

Delay and Rise Time

From 0V to VPPIN (Note 8)

250

µs

tVPP3

Delay and Rise Time

From VCC(IN) to VPPIN (Note 8)

100

300

µs

tVPP4

Delay and Fall Time

From VPPIN to VCC(IN) (Note 9)

µs

tVPP5

Delay and Fall Time

From VPPIN to 0V (Note 10)

100

µs

tVPP6

Delay and Fall Time

From VCC(IN) to 0V, VPPIN = 0V (Note 10)

100

µs

tVPP7

Output Turn-On Delay

From Hi-Z to VCC(IN) (Note 8)

µs

tVPP8

Output Turn-On Delay

From Hi-Z to VPPIN (Note 8)

250

µs

LTC1472CS 数据表(PDF) 3 Page - Linear Technology

LTC1472CS 数据表(HTML) 3 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载

链接网址

LTC1472CS 数据表(PDF) 3 Page - Linear Technology

LTC1472CS 数据表(HTML) 3 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表 下载

链接网址

数据表下载