UPD78323LP datasheet(13/86 Pages) NEC

13 / 86 page

µPD78323, 78324

1.2

PINS OTHER THAN PORTS (2/2)

Dual-

Function Pin

Function

Pin Name

—

I/O

AN0 to AN7

AVREF

AVDD

AVSS

RESET

VDD

VSS

—

Input

—

Input

—

––

—

A/D converter analog input.

A/D converter reference voltage input.

A/D converter analog power supply

A/D converter GND

System reset input

Crystal connect pin for sysem clock oscillation. When an external clock is supplied,

the clock is input to X1 and the inverted clock is input to X2. (X2 can also be left

open.)

Positive power supply

GND pin

Not internally connected. Connected to VSS (GND) (can also be left open).

Input

In the

µPD78324, EA pin is normally connected to VDD. Connecting EA pin to VSS sets

the ROM-less mode and accesses the external memory. In the

µPD78323, this pin should

be fixed to “0” (low level). The EA pin level cannot be changed during operation.

UPD78323LP 数据表(PDF) 13 Page - NEC

UPD78323LP 数据表(HTML) 13 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

UPD78323LP 数据表(PDF) 13 Page - NEC

UPD78323LP 数据表(HTML) 13 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载