数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RF2051 数据表(PDF) 21 Page - RF Micro Devices

部件名 RF2051
功能描述  HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXERS
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RFMD [RF Micro Devices]
网页  http://www.rfmd.com
标志 RFMD - RF Micro Devices

RF2051 数据表(HTML) 21 Page - RF Micro Devices

Back Button RF2051 Datasheet HTML 17Page - RF Micro Devices RF2051 Datasheet HTML 18Page - RF Micro Devices RF2051 Datasheet HTML 19Page - RF Micro Devices RF2051 Datasheet HTML 20Page - RF Micro Devices RF2051 Datasheet HTML 21Page - RF Micro Devices RF2051 Datasheet HTML 22Page - RF Micro Devices RF2051 Datasheet HTML 23Page - RF Micro Devices RF2051 Datasheet HTML 24Page - RF Micro Devices RF2051 Datasheet HTML 25Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 39 page
background image
21 of 39
RF2051
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Setting Up VCO Coarse Tuning and Loop Filter Calibration
If the user wishes to disable the VCO coarse tune calibration or enable the loop filter calibration then the following program-
ming operation will need to take place.
Two registers need to be written taking 2.6us at maximum clock speed if the course tuning is deactivated or the loop filter cal-
ibration activated. Since it is necessary to program these registers when setting the operating frequency (see next section) this
operation usually carries no overhead.
The coarse tune calibration takes approximately 50us when using a 26MHz reference clock (it will take proportionally longer if
a slower clock is used, and vice versa).
Disable VCO
coarse tune?
Default
Yes
P1_CT_EN,
P2_CT_EN
Set to 00
Set calibration
mode
Operating mode set
Enable loop filter
cal?
Default
Yes
Loop filter
calibration
2
3
When setting up the device it is necessary to decide
whether to deactivate the devices' internal VCO
calibration or provide the calibration information
directly. These bits are located in the PLL1x0 and
PLL2x0 registers and are active by default.
It is also necessary to decide whether to activate the
loop filter calibration mode, only necessary when
operating the device over very wide band of
frequencies. These bits are also located in the PLL1x0
and PLL2x0 registers. The default setting assumes an
active loop filter is used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com