数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RF2052 数据表(PDF) 20 Page - RF Micro Devices

部件名 RF2052
功能描述  HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXER
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RFMD [RF Micro Devices]
网页  http://www.rfmd.com
标志 RFMD - RF Micro Devices

RF2052 数据表(HTML) 20 Page - RF Micro Devices

Back Button RF2052 Datasheet HTML 16Page - RF Micro Devices RF2052 Datasheet HTML 17Page - RF Micro Devices RF2052 Datasheet HTML 18Page - RF Micro Devices RF2052 Datasheet HTML 19Page - RF Micro Devices RF2052 Datasheet HTML 20Page - RF Micro Devices RF2052 Datasheet HTML 21Page - RF Micro Devices RF2052 Datasheet HTML 22Page - RF Micro Devices RF2052 Datasheet HTML 23Page - RF Micro Devices RF2052 Datasheet HTML 24Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 37 page
background image
20 of 37
RF2052
DS140110
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Setting The Operating Frequency
Setting the operating frequency of the device requires a number of registers to be programmed.
A total of four registers must be programmed to set the device operating frequency. This will take 5.2us for each path at maxi-
mum clock speed.
To change the frequency of the VCO it will be necessary to repeat these operations. However, if the frequency shift is small it
may not be necessary to reprogram the VCOSEL and LODIV bits reducing the register writes to three.
For an example on how to determine the integer and fractional parts of the synthesizer PLL division ratio please refer to the
detailed description of the PLL on page 11.
Set operating
frequencies
Program
P2_VCOSEL and
P2_LODIV
Program
P2_N
Program
P2_NUM_MSB
Program
P2_NUM_LSB,
P2_CT_DEF
Frequency
programmed
3
4
When programming the operating frequency it is
necessary to select the appropriate VCO and LODIV
values. The P2_VCOSEL and P2_LODIV bits are
located in the PLL2x0 register.
If the LO frequency is above 2GHz the LO path current
(CFG5) should be set to 0xC
The integer part of the PLL division ratio is
programmed into the PLL2x3 register.
The MSB of the fractional part of the synthesizer PLL
divider value is programmed into the PLL2x1 register.
The LSB of the fractional part of the synthesizer PLL
divider value is programmed into the PLL2x2 register
together with the CT_CAL bits if fast frequency
switching is required.
(Depending on required frequency resolution and
coarse tune settings this may not be required.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com