74AXP2G07

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Product data sheet

Rev. 1 — 24 September 2014

2 of 16

NXP Semiconductors

74AXP2G07

Low-power dual buffer with open-drain output

3.

Ordering information

4.

Marking

[1]

The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74AXP2G07GM

40 C to +85 C

XSON6

plastic extremely thin small outline package; no leads;

6 terminals; body 1

 1.45  0.5 mm

SOT886

74AXP2G07GN

40 C to +85 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 0.9

 1.0  0.35 mm

SOT1115

74AXP2G07GS

40 C to +85 C

XSON6

extremely thin small outline package; no leads;

6 terminals; body 1.0

 1.0  0.35 mm

SOT1202

Table 2.

Marking codes

Type number

Marking code[1]

74AXP2G07GM

r7

74AXP2G07GN

r7

74AXP2G07GS

r7

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

Fig 3.

Logic diagram (one gate)