数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAX7221C/D 数据表(PDF) 3 Page - Maxim Integrated Products

部件名 MAX7221C/D
功能描述  Serially Interfaced, 8-Digit LED Display Drivers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX7221C/D 数据表(HTML) 3 Page - Maxim Integrated Products

  MAX7221C/D Datasheet HTML 1Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 2Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 3Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 4Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 5Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 6Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 7Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 8Page - Maxim Integrated Products MAX7221C/D Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
Serially Interfaced, 8-Digit LED Display Drivers
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(V+ = 5V ±10%, RSET =9.53kΩ ±1%, TA = TMIN to TMAX, unless otherwise noted.)
VIN = 0V or V+
DOUT, ISINK = 1.6mA
DOUT, ISOURCE = -1mA
CONDITIONS
µA
-1
1
IIH, IIL
Input Current DIN, CLK,
LOAD, CS
V
0.4
VOL
Output Low Voltage
V
3.5
VIH
Logic High Input Voltage
V
0.8
VIL
Logic Low Input Voltage
V
V+ - 1
VOH
Output High Voltage
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
DIN, CLK, LOAD, CS
V
1
∆VI
Hysteresis Voltage
ns
25
tCSS
CS Fall to SCLK Rise Setup Time
(MAX7221 only)
ns
100
tCP
CLK Clock Period
ns
50
tCH
CLK Pulse Width High
ns
50
tCL
CLK Pulse Width Low
CLOAD = 50pF
ns
25
tDS
DIN Setup Time
ns
50
tCSW
Minimum CS or LOAD Pulse
High
ns
0
tDH
DIN Hold Time
ns
25
tDO
Output Data Propagation Delay
ns
50
tLDCK
Load-Rising Edge to Next Clock
Rising Edge (MAX7219 only)
ns
0
tCSH
CLK Rise to CS or LOAD Rise
Hold Time
ms
2.25
tDSPD
Data-to-Segment Delay
LOGIC INPUTS
TIMING CHARACTERISTICS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com