数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

U74HC4046AL-P16-R 数据表(PDF) 12 Page - Unisonic Technologies

部件名 U74HC4046AL-P16-R
功能描述  PHASE LOCKED LOOP WITH VCO
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  UTC [Unisonic Technologies]
网页  http://www.utc-ic.com
标志 UTC - Unisonic Technologies

U74HC4046AL-P16-R 数据表(HTML) 12 Page - Unisonic Technologies

Back Button U74HC4046AL-P16-R Datasheet HTML 8Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 9Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 10Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 11Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 12Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 13Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 14Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 15Page - Unisonic Technologies U74HC4046AL-P16-R Datasheet HTML 16Page - Unisonic Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 19 page
background image
U74HC4046A
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
12 of 19
www.unisonic.com.tw
QW-R502-461.C
PHASE COMPARATORS (Cont.)
Phase comparator 3 (PC3)
This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. If this comparator is used,
the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. The
transfer characteristic of PC3, assuming ripple (fr = fj) is suppressed, is:
)
(
2
V
V
COMPIN
SIGIN
DEMOUT
CC
φ
φ
π
=
where VDEMOUT = VPC3OUT (via low-pass filter).
The phase comparator gain is:
)
r
V /
(
2
V
K
CC
P
π
=
As shown in Fig.5, the average output voltage from PC3, fed to the low-pass filter and seen at the demodulator
output at pin 10 (VDEMOUT), is the resultant of the phase differences of SIGIN and COMPIN. As shown in Fig.6, it is the
typical waveforms for the PC3 loop locked at fo.
VCC
VDEMOUT(AV)
1/2VCC
0
DEMOUT
0
360
180
VDEMOUT =VPC3OUT =
VCC
( SIGIN -
COMPIN)
DEMOUT = ( SIGIN -
COMPIN)
π
2
Fig.5 Phase comparator 3: average output voltage versus input phase difference.
Fig.6 Typical waveforms for PLL using phase comparator 3, loop locked at fo.
The phase-to-output response characteristic of PC3 (Fig.5) differs from that of PC2, as the phase angle
between SIGIN and COMPIN varies between 0
o and 360o and 180o is the centre frequency. And the voltage swing of
PC3 is greater than that of PC2 for input phase differences, but as a consequence the ripple content of VCO input
signal is higher. Both of the PLL lock range and capture range of this type of phase comparator are dependent on
the low-pass filter. The VCO adjusts to its lowest frequency via PC3, when no signal present at SIGIN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com