数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

U74HCT7046L-P16-R 数据表(PDF) 8 Page - Unisonic Technologies

部件名 U74HCT7046L-P16-R
功能描述  PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  UTC [Unisonic Technologies]
网页  http://www.utc-ic.com
标志 UTC - Unisonic Technologies

U74HCT7046L-P16-R 数据表(HTML) 8 Page - Unisonic Technologies

Back Button U74HCT7046L-P16-R Datasheet HTML 4Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 5Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 6Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 7Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 8Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 9Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 10Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 11Page - Unisonic Technologies U74HCT7046L-P16-R Datasheet HTML 12Page - Unisonic Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
U74HCT7046
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
8 of 16
www.unisonic.com.tw
QW-R502-851.A
PHASE COMPARATORS.
If the signal swing is between the standard HC family input logic levels, the signal input (SIGIN) can be directly
coupled to the self-biasing amplifier at pin 14. Capacitive coupling is required for signals with smaller swings.
Phase comparator 1 (PC1)
This is an EXCLUSIVE-OR network. To obtain the maximum locking range, the signal and comparator input
frequencies (fI) must have a 50% duty factor.
The transfer characteristic of PC1, assuming ripple (fr = 2fi) is suppressed, is:
)
(
V
V
COMPIN
SIGIN
DEMOUT
CC
φ
φ
π
=
Where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC1OUT (via low-pass filter).
The phase comparator gain is:
)
r
V /
(
V
K
CC
P
π
=
As shown in Fig.1, the average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at
the demodulator output at pin 10 (VDEMOUT) is the resultant of the phase differences of signals (SIGIN) and the
comparator input (COMPIN). The average of VDEMOUT is equal to VCC/2 when there is no signal or noise at SIGIN and
with this input the VCO oscillates at the centre frequency (fO). As shown in Fig.2 it is the typical waveforms for the
PC1 loop locked at fO.
π
Fig.1 Phase comparator 1: average output voltage versus input phase difference.
SIGIN
COMPIN
VCOOUT
PC1OUT
VCOIN
VCC
GND
Fig.2 Typical waveforms for PLL using phase comparator 1, loop locked at fO.
The frequency capture range (2fc) is he frequency range of input signals on which the PLL will lock if it was
initially out-of-lock. The frequency lock range (2fL) is the frequency range of input signals on which the loop will stay
locked if it was initially in lock. The capture range is smaller or equal to the lock range.
With PC1, the low-pass filter characteristics determine the capture range which can be made as large as the
lock range.
This configuration retains lock even with very noisy input signals. Typical behavior of this type of phase



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com