 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
M35062 数据表(PDF) 2 Page - Mitsubishi Electric Semiconductor |
|
|
|||||||||||||||||||||||||||||
M35062 数据表(HTML) 2 Page - Mitsubishi Electric Semiconductor |
|
|
2 / 44 page  2 MITSUBISHI MICROCOMPUTERS M35062-XXXSP SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS PIN DESCRIPTION These input pins determine address and data of display control register and display data memory by 8-bit parallel. Hysteresis input is required. When this input pin transitions from “H” to “L”, the device is reset. Built-in a pull-up resistor. Hysteresis input is required. Digital power supply pin. This pin must be connected to +5 V. Ground pin. This pin must be connected to 0 V. This pin outputs the composite video signal. The output signal is 2 VP-P. In superim- pose mode, this pin’s signal consists of the OSD signal combined with the input composite signal CVIN. This input pin is used for controlling the “white” character color level of the OSD signal. This input pin is used for controlling the “black” character color level of the OSD signal. This pin inputs the external composite video signal. In superimpose mode, this pin’s signal consists of the OSD signal combined with the external composite video signal. This pin inputs the external composite video signal. This pin inputs the clamped external video signal, sync-sep internal. This input pin is used to determine the slice voltage for extracting the sync signals from the video composite signal. This is filter output pin 1. Analog power supply pin. This pin must be connected to +5 V. This is filter output pin 2. These are the sub-carrier oscillation (fsc) input pins for synchronous signal generating. NTSC (3.580 MHz), PAL (4.434 MHz), M-PAL (3.576 MHz) (Note). Control the phase changing by scanning line by PAL, M-PAL method. This output pin can be configured to port P0 or YM output. This output pin can be configured to port P1 or BLNK output. This output pin can be configured to port P2 or B output. This output pin can be configured to port P3 or G output. This output pin can be configured to port P4 or R output. This output pin can be configured to port P5 or CSYN output. Factory test pin. The pin must be connected to GND. This pin is enabled when the CS pin is “L”. Data input to pins AD0 to AD7 is latched at the rising edge of this signal. This pin is hysteresis input. This is chip selection input pin. When this pin is “L”, transmission is enabled. This pin is hysteresis input. Function Symbol AD0 to AD7 __ AC VDD1 VSS CVIDEO LECHA LEBK CVIN HOR VREF LP1 VDD2 LP2 OSCOUT OSCIN PHIN P0 P1 P2 P3 P4 P5 TESTA SCK CS Parallel data input Auto-clear input Power pin Earthing pin Composite video signal output Character level input Black level input Composite video signal input Synchronous signal input Slice level input Filter output 1 Power pin Filter output 2 fsc I/O pin for synchronous signal generating PHASE control input Port output Port output Port output Port output Port output Port output Test input Clock input for data input Chip select input Pin name Input/Output Input Input — — Output Input Input Input Input Input Output — Output Output Input Input Output Output Output Output Output Output Input Input Input Note: fsc signal input ……refer to “note on when fsc signal input”. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
