数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AR0134CSSC00SUEAH-GEVB 数据表(PDF) 24 Page - ON Semiconductor

部件名 AR0134CSSC00SUEAH-GEVB
功能描述  Inch 1.2 Mp CMOS Digital Image Sensor with Global Shutter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AR0134CSSC00SUEAH-GEVB 数据表(HTML) 24 Page - ON Semiconductor

Back Button AR0134CSSC00SUEAH-GEVB Datasheet HTML 20Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 21Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 22Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 23Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 24Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 25Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 26Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 27Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 28Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 41 page
background image
AR0134_DS Rev. G Pub. 6/15 EN
24
©Semiconductor Components Industries, LLC,2015.
AR0134: 1/3-Inch 1.2 Mp CMOS Digital Image Sensor
Electrical Specifications
I/O Timing
By default, the AR0134 launches pixel data, FV and LV with the falling edge of PIXCLK.
The expectation is that the user captures DOUT[11:0], FV and LV using the rising edge of
PIXCLK. The launch edge of PIXCLK can be configured in register R0x3028. See Figure 15
and Table 6 for I/O timing (AC) characteristics.
Figure 15:
I/O Timing Diagram
Table 6:
I/O Timing Characteristics, Parallel Output (1.8V VDD_IO)1
Symbol
Definition
Condition
Min
Typ
Max
Unit
fEXTCLK
Input clock frequency
650
MHz
tEXTCLK
Input clock period
20
166
ns
tR
Input clock rise time
PLL enabled
3ns
tF
Input clock fall time
PLL enabled
3ns
tjJITTER
Input clock jitter
600
ns
tcp
EXTCLK to PIXCLK propagation
delay
Nominal voltages, PLL disabled,
PIXCLK slew rate = 4
5.7
14.3
ns
tRP
PIXCLK rise time
PCLK slew rate = 6
1.3
4.0
ns
tFP
PIXCLK fall time
PCLK slew rate = 6
1.3
3.9
ns
PIXCLK duty cycle
40
50
60
%
fPIXCLK
PIXCLK frequency
PIXCLK slew rate = 6,
Data slew rate = 7
6
74.25
MHz
tPD
PIXCLK to data valid
PIXCLK slew rate = 6,
Data slew rate = 7
-2.5
2
ns
tPFH
PIXCLK to FV HIGH
PIXCLK slew rate = 6,
Data slew rate = 7
-2.5
2
ns
tPLH
PIXCLK to LV HIGH
PIXCLK slew rate = 6,
Data slew rate = 7
-3
1.5
ns
tPFL
PIXCLK to FV LOW
PIXCLK slew rate = 6,
Data slew rate = 7
-2.5
2
ns
tPLL
PIXCLK to LV LOW
PIXCLK slew rate = 6,
Data slew rate = 7
-3
1.5
ns
CIN
Input pin capacitance
2.5
pf
Data[11:0]
LINE_VALID/
PIXCLK
EXTCLK
tR
tEXTCLK
tF
FRAME_VALID leads LINE_VALID by 6 PIXCLKs.
FRAME_VALID trails
LINE_VALID by 6 PIXCLKs.
tPLH
tPFH
tPFL
tPLL
tPD
Pxl _0
Pxl _1
Pxl _2
Pxl _n
90%
10%
tRP
tFP
90%
10%
FRAME_VALID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com