| 数据搜索系统,热门电子元器件搜索 |
|
SM5843AS1 数据表(PDF) 21 Page - Nippon Precision Circuits Inc |
|
|
|||||||||||||||||||||||||||||
SM5843AS1 数据表(HTML) 21 Page - Nippon Precision Circuits Inc |
|
21 / 24 page ![]() SM5843A ×1 NIPPON PRECISION CIRCUITS—21 Data Input to Output Delay Timing This is the digital filter arithmetic computation time from the completion of data input at rate fs (tINPUT) on the rising edge of LRCI to the start of data output at rate 8fs (tOUTPUT) on the falling edge of WCKO. Filter response CKSLN SYNCN Mode tOUTPUT − tINPUT Filter response 1 LOW (256fs) LOW After reset + sync mode 44.625/fs HIGH Jitter-free mode 44.25/fs − 45.0/fs HIGH (384fs) LOW After reset + sync mode 44.75/fs HIGH Jitter-free mode 44.375/fs − 45.125/fs Filter response 2 LOW (256fs) LOW After reset + sync mode 25.625/fs HIGH Jitter-free mode 25.25/fs − 26.0/fs HIGH (384fs) LOW After reset + sync mode 25.75/fs HIGH Jitter-free mode 25.375/fs − 26.125/fs Figure 12. Delay timing (SYNCN = LOW) Figure 13. Delay timing (SYNCN = CKSLN = LOW) 44/fs(Filter Response 1) 25/fs(Filter Response 2) 1/fs Serial data Input tINPUT tOUTPUT Serial data output tOUTPUT Serial data output WCKO (256fs) WCKO (384fs) LRCI tOUTPUT tOUTPUT 44.625/fs (Filter Response 1) 25.625/fs (Filter Response 2) tINPUT tINPUT |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |