 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PLUTO 数据表(PDF) 5 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
PLUTO 数据表(HTML) 5 Page - Mitel Networks Corporation |
|
|
5 / 15 page  5 PLUTO Parameter Value Units Conditions Min Typ Max t1 TXCLOCK PERIOD (CDMA TX) 203.2 ns CDMA TX Figure 3 t2 TXCLOCK HIGH TIME (CDMA TX) 101.6 ns CDMA TX Figure 3 t3 TXCLOCK LOW TIME (CDMA TX) 101.6 ns CDMA TX Figure 3 t4 TXCLOCK PHASE Delay (CDMA TX) 1.2 ns CDMA TX Figure 3, FM TX Figure 4 t5 TXCLOCK RISE TIME (CDMA TX) 12 ns CDMA TX Figure 3, FM TX Figure 4 t6 TXCLOCK FALL TIME (CDMA TX) 12 ns CDMA TX Figure 3, FM TX Figure 4 t7 TXD-TXCLOCK SETUP TIME 20 ns CDMA TX Figure 3, FM TX Figure 4 t8 TXCLOCK-TXD HOLD TIME 3 ns CDMA TX Figure 3, FM TX Figure 4 t11 TXCLOCK PERIOD (FM TX) 2.78 µs FM TX Figure 4 t12 TXCLOCK HIGH TIME (FM TX) 1.39 µs FM TX Figure 4 t13 TXCLOCK LOW TIME (FM TX) 1.39 µs FM TX Figure 4 t14 CHIPx8 PERIOD 101.6 ns Figure 5 t15 CHIPx8 HIGH TIME 50.8 ns Figure 5 t16 CHIPx8LOW TIME 50.8 152.4 ns Figure 5 t17 CHIPx8 RISE TIME 3 12 ns Figure 5 t18 CHIPx8 FALL TIME 3 12 ns Figure 5 t19 RXD Hold Time After CHIPx8 ↓ 10 ns Figure 5 t20 RXD DELAY After CHIPx8 ↓ 20 ns Figure 5 t21 FMCLK PERIOD 2.78 µs FM RX Figure 6 t22 FMCLK HIGH TIME 1.39 µs FM RX Figure 6 t23 FMCLK LOW TIME 1.39 µs FM RX Figure 6 t24 FMCLK RISE TIME 12 ns FM RX Figure 6 t25 FMCLK FALL TIME 12 ns FM RX Figure 6 t26 RXFMSTB HIGH TIME 1 µs FM RX Figure 6 t27 RXFMSTB -FMCLK ↓ SETUP TIME 50 ns FM RX Figure 6 t28 FMCLK ↓ − RXFMSTB HOLD TIME 50 ns FM RX Figure 6 t29 FMCLK ↓ − OUTPUT DATA DELAY 50 ns FM RX Figure 6 t30 ADCENA HIGH _ CONVERSION 40 µs General purpose ADC Figure 7 t31 ADCENA HIGH TIME 100 ns General purpose ADC Figure 7 t32 ADCENA LOW TIME 100 ns General purpose ADC Figure 7 t33 ADCCLK PERIOD 2.44 µs General purpose ADC Figure 7 t34 ADCCLK HIGH TIME 0.81 µs General purpose ADC Figure 7 t35 ADCCLK LOW TIME 1.62 µs General purpose ADC Figure 7 t36 ADCCLK RISE TIME 12 ns General purpose ADC Figure 7 t37 ADCCLK FALL TIME 12 ns General purpose ADC Figure 7 t38 ADCDATA VALID BEFORE ADCCLK ↑ 1 µs General purpose ADC Figure 7 t39 ADC DATA HOLD TIME 5 ns General purpose ADC Figure 7 t40 SCLK-SDATA setup time 20 ns Serial Interface Figure 8 t41 SCLK-SDATA hold time 20 ns Serial Interface Figure 8 t42 SCLK pulse width 50 ns Serial Interface Figure 8 t43 SLATCH-SCLK setup time 20 ns Serial Interfsce Figure 8 t44 SLATCH pulse width 50 ns Serial Interface Figure 8 t45 SCLK period 100 ns Serial Interface Figure 8 TIMING INFORMATION |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
