数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AX88196 数据表(PDF) 13 Page - ASIX Electronics Corporation

部件名 AX88196
功能描述  10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88196 数据表(HTML) 13 Page - ASIX Electronics Corporation

Back Button AX88196 Datasheet HTML 9Page - ASIX Electronics Corporation AX88196 Datasheet HTML 10Page - ASIX Electronics Corporation AX88196 Datasheet HTML 11Page - ASIX Electronics Corporation AX88196 Datasheet HTML 12Page - ASIX Electronics Corporation AX88196 Datasheet HTML 13Page - ASIX Electronics Corporation AX88196 Datasheet HTML 14Page - ASIX Electronics Corporation AX88196 Datasheet HTML 15Page - ASIX Electronics Corporation AX88196 Datasheet HTML 16Page - ASIX Electronics Corporation AX88196 Datasheet HTML 17Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
AX88196
Local CPU BUS MAC Controller
ASIX ELECTRONICS CORPORATION
13
feed one line after each line is printed.
/STRB
O
45
Strobe : A low active pulse on this output is used to strobe the print
data into the printer.
Tab - 5 Standard Printer Port Interface pins group
2.6 Power on configuration setup signals pins group
SIGNAL
TYPE
PIN NO.
DESCRIPTION
IO_BASE[2:0]
I /PU
62, 63,65
IO_BASE[2] IO_BASE[1] IO_BASE[0]
IO_BASE
0
0
0
300h
0
0
1
320h
0
1
0
340h
0
1
1
360h
1
0
0
380h
1
0
1
3A0h
1
1
0
200h
1
1
1
220h
CPU[1:0]
I/PU
71, 72
CPU[1]
CPU[0]
CPU TYPE
0
0
ISA BUS
0
1
80186
1
0
MC68K
1
1
MCS-51 (805X)
Tab - 6 Power on configuration setup pins group
2.7 Miscellaneous pins group
SIGNAL
TYPE
PIN NO.
DESCRIPTION
LCLK/XTALIN
I
103
CMOS Local Clock : A 25Mhz clock, +/- 100 ppm, 40%-60% duty
cycle.
Crystal Oscillator Input : A 25Mhz crystal, +/- 25 ppm can be
connected across XTALIN and XTALOUT.
XTALOUT
O
104
Crystal Oscillator Output : A 25Mhz crystal, +/- 25 ppm can be
connected across XTALIN and XTALOUT. If a single-ended external
clock (LCLK) is connected to XTALIN, the crystal output pin should
be left floating.
CLKO
O
101
Clock Output : This clock is source from LCLK/XTALIN.
/CLK_DIV3
I/PU
67
Clock Devide 3 Enable : Active low to enable the devided 3 circuit.
That internally devides LCLK/XTALIN input frequeny by 3 and then
feed into internal circuit for system clock used.
Default value set to logic high, this function is disabled.
RESET
I/PD
127
Reset :
Reset is active high then place AX88196 into reset mode immediately.
During Falling edge the AX88196 loads the power on setting data.
User can select either RESET or /RESET for applications.
/RESET
I/PU
126
/Reset :
Reset is active low then place AX88196 into reset mode immediately.
During rising edge the AX88196 loads the power on setting data.
User can select either RESET or /RESET for applications.
/TEST
I/PU
77
Test Pin : Active LOW
The pin is just for test mode setting purpose only. Must be pull high
when normal operation.
NC
N/A
13, 16, 17,
39, 73, 117,
No Connection : for manufacturing test only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com