数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

V23849-R36-C55 数据表(PDF) 17 Page - Infineon Technologies AG

部件名 V23849-R36-C55
功能描述  iSFP-Intelligent Small Form-factor Pluggable 1.25 Gigabit Ethernet 4.25/2.125/1.0625 Gbit/s Fibre Channel
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

V23849-R36-C55 数据表(HTML) 17 Page - Infineon Technologies AG

Back Button V23849-R36-C55 Datasheet HTML 13Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 14Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 15Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 16Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 17Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 18Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 19Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 20Page - Infineon Technologies AG V23849-R36-C55 Datasheet HTML 21Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 34 page
background image
V23849-R3x-C55
Technical Data
Preliminary Product Information
17
2004-06-28
I/O Timing of Soft Control and Status Functions
Parameter
Symbol
Max.
Value
Unit
Condition
Tx Disable assert
time
t_off
100
ms
Time from Tx Disable bit set
1)
until optical output falls below
10% of nominal
Tx Disable deassert
time
t_on
100
ms
Time from Tx Disable bit
cleared until optical output
rises above 90% of nominal
Time to initialize,
including reset of
Tx Fault
t_init
300
ms
Time from power on or
negation of Tx Fault using
Tx Disable until transmitter
output is stable
2)
Tx Fault assert time
t_fault
100
ms
Time from fault to Tx Fault bit
set
LOS assert time
t_loss_on
100
ms
Time from LOS state to
Rx LOS bit set
LOS deassert time
t_loss_off
100
ms
Time from non-LOS state to
Rx LOS bit cleared
Rate select change
time
3)
t_rate_sel
100
ms
Time from change of state of
Rate Select bit
1) until receiver
bandwidth is in conformance
with appropriate specification
Serial ID clock rate
4)
f_serial_clock
400
kHz
N/A
Analog parameter
data ready
t_data
1000
ms
From power on to data ready,
bit 0 of byte 110 set
Serial bus hardware
ready
t_serial
300
ms
Time from power on until
module is ready for data
transmission
1)
Measured from falling clock edge after stop bit of write transaction.
2)
See Gigabit Interface Converter (GBIC). SFF-0053, Rev. 5.5, September 27, 2000.
3)
Not implemented.
4)
The maximum clock rate of the serial interface is defined by the I
2C bus interface standard.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com