| 数据搜索系统,热门电子元器件搜索 |
|
USB2532 数据表(PDF) 30 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB2532 数据表(HTML) 30 Page - Microchip Technology |
|
30 / 50 page ![]() USB 2.0 Hi-Speed 2-Port Hub Controller Datasheet DS00001701A-page 30 2014 Microchip Technology Inc. Chapter 7 Device Interfaces The USB2532 provides multiple interfaces for configuration and external memory access. This chapter details the various device interfaces and their usage. Note: For information on device configuration, refer to Chapter 6, "Device Configuration," on page 25. 7.1 I2C Master Interface The I2C master interface implements a subset of the I2C Master Specification (Please refer to the Philips Semiconductor Standard I2C-Bus Specification for details on I2C bus protocols). The device’s I2C master interface is designed to attach to a single “dedicated” I2C EEPROM for loading configuration data and conforms to the Standard-Mode I2C Specification (100 kbit/s transfer rate and 7-bit addressing) for protocol and electrical compatibility. The device acts as the master and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions. Note: Extensions to the I2C Specification are not supported. Note: All device configuration must be performed via the Pro-Touch Programming Tool. For additional information on the Pro-Touch programming tool, contact your local sales representative. 7.1.1 I2C Message Format 7.1.1.1 Sequential Access Writes The I2C interface supports sequential writing of the device’s register address space. This mode is useful for configuring contiguous blocks of registers. Figure 7.1 shows the format of the sequential write operation. Where color is visible in the figure, blue indicates signaling from the I2C master, and gray indicates signaling from the slave. In this operation, following the 7-bit slave address, the 8-bit register address is written indicating the start address for sequential write operation. Every subsequent access is a data write to a data register, where the register address increments after each access and an ACK from the slave occurs. Sequential write access is terminated by a Stop condition. 7.1.1.2 Sequential Access Reads The I2C interface supports direct reading of the device registers. In order to read one or more register addresses, the starting address must be set by using a write sequence followed by a read. The read register interface supports auto-increment mode. The master must send a NACK instead of an ACK when the last byte has been transferred. Figure 7.1 I2C Sequential Access Write Format S 7-Bit Slave Address 0 P A nnnnnnnn Data value for XXXXXX ... nnnnnnnn A Data value for XXXXXX + y A xxxxxxxx A Register Address (bits 7-0) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |