数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L9662 数据表(PDF) 41 Page - STMicroelectronics

部件名 L9662
功能描述  Octal squib driver and quad Manchester/PSI5 encoded sensor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L9662 数据表(HTML) 41 Page - STMicroelectronics

Back Button L9662 Datasheet HTML 37Page - STMicroelectronics L9662 Datasheet HTML 38Page - STMicroelectronics L9662 Datasheet HTML 39Page - STMicroelectronics L9662 Datasheet HTML 40Page - STMicroelectronics L9662 Datasheet HTML 41Page - STMicroelectronics L9662 Datasheet HTML 42Page - STMicroelectronics L9662 Datasheet HTML 43Page - STMicroelectronics L9662 Datasheet HTML 44Page - STMicroelectronics L9662 Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 80 page
background image
DocID028325 Rev 1
41/80
L9662
Functional description
79
Bit [D9:D8]
Bits used to set the firing current/time for all channels. The default state
is ‘00’ (1.2A/2ms min.)
Bits [D7:D0]
The soft reset for the ASIC, which includes deployment
driver/diagnostics and satellite functions, is achieved by writing 0xAA
and 0x55 within two subsequent 16-bit SPI transmissions. If the
sequence is broken, the processor will be required to re-transmit the
sequence. The device will not reset if the sequence is not completed
within two subsequent 16- bit SPI transmissions. When soft reset
command is received, the device reset its deployment driver’s internal
logic and timer, satellite internal logic including all internal registers. The
effects of a soft reset is the same as a of POR event, except MISO
response.
Bit D0 used to report the soft reset sequence status. If valid soft reset
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
MOSI Command for Configuration Mode 1
0
0
P
R/W SWR
0
CL Set bits
Software Reset Sequence bits
MISO Response for Configuration Mode 1 (Except for Soft Reset/D11=1 and appropriate pattern)
0
0
P
R/W SWR
0
CL Set bits
0
0
0
0
0
0
1
0
Table 17. Configuration mode 1
bit
MOSI command
MISO response
State
Description
D15
0
Mode bits
See above
D14
0
See above
D13
Odd Parity – Includes all 16 bits
Odd Parity – Includes all 16 bits
D12
0
Read (default) - When D12=’0’ bits D11
to D0 are ignored
R/W bit
1
Write – Allows Soft reset and
deployment programming
D11
0
Sets Deployment Condition for ALL
channels - When D11=’0’ bits D7 to D0
are ignored
See above
1
Soft Reset Sequence (deployment circuit
only) – bits D8 and D9 are ignored
D10
0
See above
D9
-
Sets Deployment Conditions
00 = 1.2A/2ms (Default)
01 = 1.5A/2ms
10 = 1.75A/0.65ms
11 = 1.75A/1ms
Internal Stored Value CL bits
D8
-
D7 – D2
-
Software Reset-sequence
See above
D1
-
see above
D0
-
See above



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com