V

BUT

t

V

BUT

t

SN54LVC14A, SN74LVC14A

www.ti.com

SCAS285AA – MARCH 1993 – REVISED JUNE 2015

Typical Application (continued)

10.2.2 Detailed Design Procedure

1. Recommended input conditions:

–

For rise time and fall time specifications, see

Δt/Δv in the table.

–

–

2. Recommended output conditions:

–

Load currents should not exceed ±50 mA.

3. Frequency selection criterion:

–

Added trace resistance and capacitance can reduce maximum frequency capability; follow the layout

practices listed in the section.

10.2.3 Application Curves

Figure 5. Input Response Without Debounce Circuit

Figure 6. Input Response With Debounce Circuit

Copyright © 1993–2015, Texas Instruments Incorporated

Submit Documentation Feedback

13

Product Folder Links: SN54LVC14A SN74LVC14A