数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

JH241240320ACNDMNTHCWC 数据表(PDF) 6 Page - Jewel Hill Electronic

部件名 JH241240320ACNDMNTHCWC
功能描述  SPECIFICATIONS FOR LCD MODULE
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  JHE [Jewel Hill Electronic]
网页  http://www.jhlcd.com
标志 JHE - Jewel Hill Electronic

JH241240320ACNDMNTHCWC 数据表(HTML) 6 Page - Jewel Hill Electronic

Back Button JH241240320ACNDMNTHCWC Datasheet HTML 2Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 3Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 4Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 5Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 6Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 7Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 8Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 9Page - Jewel Hill Electronic JH241240320ACNDMNTHCWC Datasheet HTML 10Page - Jewel Hill Electronic Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 54 page
background image
JH241240320A
VER: 1.01
- 5 -
Issue date: 2013/08/01
JEWEL HILL ELECTRONIC CO.,LTD.
5. MODULE FUNCTION DESCRIPTION.
Pin No.
Symbol
Description
1
GND
Power Supply for Ground(0V).
2
VCI
Power Supply for Positive(3.0V).
3
VDD
Power Supply for Positive(3.0V).
4
/CS
Chip Selection
5
RS
Data/Command Register Selection
6
RW/SCL Write Signal Input or Read/Write Selection Terminal
7
/RD
Read Signal Input or Read/Write Enable Signal Input
8
SDI
SPI interface input pin.
The data latched on the rising edage of SCL signal.
Fix to GND level when not in use.
9-26
DB0-D17
27
ENABLE
Dara ENABLE signal for RGB interface operation.
Low:Select(access enable)
High:Not select(access inhibited)
28
DOTCLK
Dot clock signal for RGB interface operation.
DPL=”0”:input data on the rising edge of DOTCLK
DPL=”0”:input data on the falling edge of DOTCLK
Fix to GND level when not in use.
29
HSYNC
Line sunchronizing signal for RGB interface operation.
HSPL=”0” Active low .
HSPL=”1”.Active high.
Fix to GND level when not in use.
30
VSYNC
Frame synchronizing signal for RGB interface operation.
VSPL=”0” Active low.
VSPL:”1” Acive high.
Fix to the GND level when not in use.
31
RESET
A reset pin.
Initializes the ILI9328 with a low input.
Be sure to execute a reset after
Supplying power.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com