数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC286EVB 数据表(PDF) 13 Page - Semtech Corporation

部件名 SC286EVB
功能描述  Dual Channel 4A Synchronous Step-Down Regulator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SEMTECH [Semtech Corporation]
网页  http://www.semtech.com
标志 SEMTECH - Semtech Corporation

SC286EVB 数据表(HTML) 13 Page - Semtech Corporation

Back Button SC286EVB Datasheet HTML 9Page - Semtech Corporation SC286EVB Datasheet HTML 10Page - Semtech Corporation SC286EVB Datasheet HTML 11Page - Semtech Corporation SC286EVB Datasheet HTML 12Page - Semtech Corporation SC286EVB Datasheet HTML 13Page - Semtech Corporation SC286EVB Datasheet HTML 14Page - Semtech Corporation SC286EVB Datasheet HTML 15Page - Semtech Corporation SC286EVB Datasheet HTML 16Page - Semtech Corporation SC286EVB Datasheet HTML 17Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
SC286
Applications Information
Detailed Description
The SC286 is a two channel synchronous step-down PWM
(Pulse Width Modulated), DC-DC converter utilizing a
1.6MHz fixed-frequency voltage mode architecture. Both
channels are designed to operate in fixed-frequency PWM
mode and will enter PSAVE (power save) mode at light
loads to maximize efficiency. The switching frequency is
chosen to minimize the size of the external inductor and
capacitors while maintaining high efficiency. Both chan-
nels run independently
Operation
During normal operation, the PMOS MOSFET is activated
on each rising edge of the internal oscillator. The period is
set by the onboard oscillator when in PWM mode. The
device has an internal synchronous NMOS rectifier and
does not require a Schottky diode on the LX pin. The device
operates as a buck converter in PWM mode with a fixed fre-
quency of 1.6MHz at medium to high loads. At light loads
the part will enter PSAVE mode to maximize efficiency.
Power Save Mode Operation
When the load current decreases below the PSAVE thresh-
old, PWM switching stops and each channel automatically
enters PSAVE mode. This threshold varies depending upon
the input voltage and output voltage setting, optimizing
efficiency for all possible load currents. While in PSAVE
mode, output voltage regulation is controlled by a series of
bursts in switching. During a burst, the inductor current is
limited to a peak value which controls the on-time of the
PMOS switch. After reaching this peak, the PMOS switch is
disabled and the inductor current is forced to near 0mA.
Switching bursts continue until the output voltage climbs
to V
OUT +2% or until the PSAVE current limit is reached.
Switching is then stopped to eliminate switching losses,
enhancing overall efficiency. Switching resumes when the
output voltage reaches the lower threshold of V
OUT and
continues until the upper threshold again is reached. Note
that the output voltage is regulated hysteretically while in
PSAVE mode between V
OUT and VOUT + 2%. The period and
duty cycle while in PSAVE mode are solely determined by
V
IN and VOUT until PWM mode resumes. This can result in the
switching frequency being much lower than the PWM
mode frequency.
If the output load current increases enough to cause V
OUT
to decrease below the PSAVE exit threshold (V
OUT -4%), the
device automatically exits PSAVE and operates in continu-
ous PWM mode. Note that the PSAVE high and low thresh-
old levels are both set at or above V
OUT to minimize
undershoot when the SC286 exits PSAVE. Figure 1 illus-
trates the transitions from PWM mode to PSAVE mode and
back to PWM mode.
VOUT
Load
Demand
(
IOUT)
BURST
OFF
VLX
Time
PWM Mode at
Load
PSAVE Mode at
Light Load
PWM Mode at
Medium / High
Load
PSAVE
EXIT
VOUT +2%
VOUT -4%
Medium / High
Figure 1 — Transitions between PWM and PSAVE Modes
Protection Features
The SC286 provides the following protection features for
each independent channel:
Current Limit
Over-Voltage Protection
Soft-Start Operation
Thermal Shutdown
Current Limit & OCP
The internal PMOS power device in the switching stage for
each channel is protected by a current limit feature. If the
inductor current is above the PMOS current limit for 16
consecutive cycles, the part enters foldback current limit
mode and the output current is limited to the current limit
holding current
(I
CL_HOLD) which is approximately 1A.
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com