数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SP6134HCU/TR 数据表(PDF) 7 Page - Sipex Corporation

部件名 SP6134HCU/TR
功能描述  Dual Supply Synchronous Buck Controller
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SIPEX [Sipex Corporation]
网页  http://www.sipex.com
标志 SIPEX - Sipex Corporation

SP6134HCU/TR 数据表(HTML) 7 Page - Sipex Corporation

Back Button SP6134HCU/TR Datasheet HTML 3Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 4Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 5Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 6Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 7Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 8Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 9Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 10Page - Sipex Corporation SP6134HCU/TR Datasheet HTML 11Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
7
Rev: C Date: 2/3/04
SP6134H Dual Supply, Synchronous Buck Controller
© Copyright 2004 Sipex Corporation
THEORY OF OPERATION: Continued
zero response is required, then compensation
can be a simple as an RC to ground. If a more
complex compensation is required, then the
amplifier has enough bandwidth (45
° at 4 MHz)
and enough gain (60dB) to run Type III compen-
sation schemes with adequate gain and phase
margins at cross over frequencies greater than
50kHz.
The common mode output of the error amplifier
is 0.9V to 2.2V. Therefore, the PWM voltage
ramp has been set between 1.1V and 2.2V to
ensure proper 0% to 100% duty cycle capability.
The voltage loop also includes two other very
important features. One is an asynchronous start
up mode. Basically, the GL driver can not turn
on unless the GH driver has attempted to turn on
or the SS pin has exceeded 1.7V. This feature
prevents the controller from “dragging down”
the output voltage during startup or in fault
modes. The second feature is a 100% duty cycle
timeout that ensures synchronized refreshing of
the BST capacitor at very high duty ratios. In the
event that the GH driver is on for 20 continuous
clock cycles, a reset is given to the PWM flip
flop half way through the 21st cycle. This forces
GL to rise for the remainder of the cycle, in turn
refreshing the BST capacitor.
Gate Drivers
The SP6134H contains a pair of powerful 2
SOURCE and 1.5
Ω SINK drivers. These state
of the art drivers are designed to drive external
NFETs capable of handling up to 30A. Rise,
fall, and non-overlap times have all been minized
to achieve maximum efficiency. All drive pins
GH, GL & SWN are monitored continuously to
ensure that only one external NFET is ever on at
any given time.
90%
10%
RISE TIME
2V
NON-OVERLAP
FALL TIME
2V
90%
10%
GH(GL)
GL(GH)
GATE DRIVER TEST CONDITIONS
V(BST)
GH
Voltage
V(VCC)
V(SWN)
GL
Voltage
V(VIN)
0V
-0V
-V(Diode) V
V(VIN)+V(VCC)
BST
Voltage
V(VCC)
TIME
SWN
Voltage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com