数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PI6CFGL601B 数据表(PDF) 2 Page - Pericom Semiconductor Corporation

部件名 PI6CFGL601B
功能描述  6-Output Low Power PCIE Gen 1-2-3 Clock Generator
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PERICOM [Pericom Semiconductor Corporation]
网页  http://www.pericom.com
标志 PERICOM - Pericom Semiconductor Corporation

PI6CFGL601B 数据表(HTML) 2 Page - Pericom Semiconductor Corporation

  PI6CFGL601B Datasheet HTML 1Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 2Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 3Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 4Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 5Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 6Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 7Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 8Page - Pericom Semiconductor Corporation PI6CFGL601B Datasheet HTML 9Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
2
PI6CFGL601B
RevA
01/16/15
PI6CFGL601B
6-Output Low Power PCIE Gen 1-2-3 Clock Generator
All trademarks are property of their respective owners.
Pin Description
Pin # Pin Name
Type
Description
1
NC
N/A
No Connection.
2
VDD
Power
Power supply, nominal 3.3V
3
NC
N/A
No Connection.
4
GND
Power
Ground pin.
5
GND
Power
Ground pin.
6
CLK_0
Output
0.7V differential true clock output, LOW when output is disabled.
7
CLK_0#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
8
VDDO1.8
Power
Power supply for outputs, nominally 1.8V, range 1.05 to 3.3V
9
CLK_1
Output
0.7V differential true clock output, LOW when output is disabled.
10
CLK_1#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
11
CLK_2
Output
0.7V differential true clock output, LOW when output is disabled.
12
CLK_2#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
13
GND
Power
Ground pin.
14
VDDO1.8
Power
Power supply for outputs, nominally 1.8V, range 1.05 to 3.3V
15
CLK_3#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
16
CLK_3
Output
0.7V differential true clock output, LOW when output is disabled.
17
CLK_4#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
18
CLK_4
Output
0.7V differential true clock output, LOW when output is disabled.
19
VDDO1.8
Power
Power supply for outputs, nominally 1.8V, range 1.05 to 3.3V
20
CLK_5#
Output
0.7V differential Complementary clock output, LOW when output is disabled.
21
CLK_5
Output
0.7V differential true clock output, LOW when output is disabled.
22
GND
Power
Ground pin.
23
SCLK
Input
Clock pin of SMBUS circuitry, 5V tolerant
24
SDATA
Input/output
Data pin of SMBUS circuitry, 5V tolerant
25
XTAL_OUT
Output
Crystal output, Nominally 25.00MHz.
26
XTAL_IN
Input
Crystal input or reference input clock, Nominally 25.00MHz.
27
GND
Power
Ground pin.
28
NC
N/A
No Connection.
29
VDD
Power
Power supply, nominal 3.3V
30
NC
N/A
No Connection.
31
GND
Power
Ground pin.
32
VDD
Power
Power supply, nominal 3.3V
15-0018



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com