| 数据搜索系统,热门电子元器件搜索 |
|
ADM1270ACPZ-R7 数据表(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADM1270ACPZ-R7 数据表(HTML) 7 Page - Analog Devices |
|
7 / 21 page ![]() Data Sheet ADM1270 Rev. A | Page 7 of 21 Pin No. Mnemonic Description 15 VCC/SENSE+ Positive Supply Input Pin (VCC). A UVLO circuit resets the device when a low supply voltage is detected. GATE is held off when the supply is below UVLO. No sequencing is required. Positive Current Sense Input Pin (SENSE+). This pin connects to the main supply input. A sense resistor between the VCC/SENSE+ pin and the SENSE− pin sets the analog current limit. The hot swap operation of the ADM1270 controls the external FET gate to maintain the sense voltage (VSENSE+ − VSENSE−). 16 RPFG Reverse Protection FET Gate Driver Output. Connect this pin to the gate of the external reverse polarity protection P-channel FET for low voltage drop operation. N/A1 EP Exposed Pad. The exposed pad is located on the underside of the LFCSP package. Solder the exposed pad to the printed circuit board (PCB) to improve thermal dissipation. The exposed pad can be connected to ground. 1 N/A = not applicable. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |