| 数据搜索系统,热门电子元器件搜索 |
|
CGS74C2525 数据表(PDF) 2 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CGS74C2525 数据表(HTML) 2 Page - National Semiconductor (TI) |
|
2 / 10 page ![]() Functional Description On the multiplexed clock device the SEL pin is used to determine which CLKn input will have an active effect on the outputs of the circuit When SEL e 1 the CLK1 input is selected and when SEL e 0 the CLK0 input is selected The non-selected CLKn input will not have any effect on the logical output level of the circuit The output pins act as a single entity and will follow the state of the CLK or CLK1CLK0 pins when either the multiplexed (’2526) or the straight (’2525) clock distribution chip is selected Pin Description Pin Names Description CLK Clock Input (’2525) CLK0 CLK1 Clock Inputs (’2526) O0–O7 Outputs SEL Clock Select (’2526) Truth Tables ’2525 Inputs Outputs CLK O0–O7 LL HH ’2526 Inputs Outputs CLK0 CLK1 SEL O0–O7 LX L L HX L H XL H L XH H H L e Low Voltage Level H e High Voltage Level X e Immaterial ’2525 TLF10684 – 7 ’2526 TLF10684 – 8 http www nationalcom 2 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |