TDA9116 datasheet(24/47 Pages) STMICROELECTRONICS

24 / 47 page

TDA9116

24/47

Sad16/D0 - HLockEn

Enable of output of Horizontal PLL1 Lock/unlock

status signal on pin HLckVBk

0: Disabled, vertical blanking only on the pin

HLckVBk

1: Enabled

Sad16/D1 - PLL1InhEn

Enable of Inhibition of horizontal PLL1 during

extracted vertical synchronization pulse

0: Disabled, PLL1 is never inhibited

1: Enabled

Sad16/D2 - PLL1Pump

Horizontal PLL1 charge Pump current

0: Slow PLL1, low current

1: Fast PLL1, high current

Sad16/D3 - HMoiMode

Horizontal Moiré Mode. In position “Internal”, the

H-moiré signal affects timing of H-drive signal on

HOut pin and a DC voltage level adjusted via

VOLCTRL

I2C Bus register is on pin HMoiré. In

position “External”, the H-moiré signal is output

on HMoiré pin (without adjustable DC voltage

level) and has no effect on H-drive. In both cas-

es, the amplitude of H-moiré signal is adjusted

through I2C Bus register HMOIRE.

0: Internal

1: External

Sad16/D4 - SDetReset

Reset to 0 of Synchronization Detection flags

VDet, HVDet and VExtrDet of status register ef-

fected with ACK bit of I2C Bus data transfer into

description of the flags.

0: No effect

1: Reset with automatic return of the bit to 0

Sad16/D5 - VSyncSel

Vertical Synchronization input Selection be-

tween the one extracted from composite HV sig-

nal on pin H/HVSyn and the one on pin VSyn.

No effect if VSyncAuto bit is at 1.

0: V. sync extracted from composite signal on

H/HVSyn pin selected

1: V. sync applied on VSyn pin selected

Sad16/D6 - VSyncAuto

Vertical Synchronization input selection Auto-

matic mode. If enabled, the device automatically

selects between the vertical sync extracted from

composite HV signal on pin H/HVSyn and the

one on pin VSyn, based on detection mecha-

nism. If both are present, the one coming first is

kept.

0: Disabled, selection done according to bit

VSyncSel

1: Enabled, the bit VSyncSel has no effect

Sad16/D7 - XRayReset

Reset to 0 of XRay flag of status register effect-

ed with ACK bit of I2C Bus data transfer into reg-

ister containing the XRayReset bit. Also see de-

scription of the flag.

0: No effect

1: Reset with automatic return of the bit to 0

Sad17/D0 - BlankMode

Blanking operation Mode

0: Blanking pulse starting with detection of

vertical synchronization pulse and ending

with end of vertical oscillator discharge

(start of vertical sawtooth ramp on the VOut

pin)

1: Permanent blanking - high blanking level in

composite signal on pin HLckVBk is per-

manent

Sad17/D1 - VOutEn

Vertical Output Enable

0: Disabled, VoffVOut on VOut pin (see 7.5 -

Vertical section)

1: Enabled, vertical ramp with vertical position

offset on VOut pin

Sad17/D2 - HBOutEn

Horizontal and B+ Output Enable

0: Disabled, levels corresponding to “power

transistor off” on HOut and BOut pins (high

for HOut, high or low for BOut, depending

on BOutPol bit).

1: Enabled, horizontal deflection drive signal

on HOut pin providing that it is not inhibited

by another internal event (activated XRay

protection). B+ drive signal on BOut pin.

Programming the bit to 1 after prior value of 0,

will initiate soft start mechanism of horizontal

drive and of B+ DC/DC convertor if this is in ex-

ternal sawtooth configuration.

Sad17/D3 - BOHEdge

Selection of Edge of Horizontal drive signal to

phase B+ drive Output signal on BOut pin. Only

applies if the bit BOutPh is set to 1, otherwise

BOHEdge has no effect.

0: Falling edge

1: Rising edge

TDA9116 数据表(PDF) 24 Page - STMicroelectronics

TDA9116 数据表(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

数据表下载