数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F877ATI/SP 数据表(PDF) 30 Page - Microchip Technology

部件名 PIC16F877ATI/SP
功能描述  28/40-pin Enhanced FLASH Microcontrollers
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F877ATI/SP 数据表(HTML) 30 Page - Microchip Technology

Back Button PIC16F877ATI/SP Datasheet HTML 26Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 27Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 28Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 29Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 30Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 31Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 32Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 33Page - Microchip Technology PIC16F877ATI/SP Datasheet HTML 34Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 234 page
background image
PIC16F87XA
DS39582B-page 28
 2003 Microchip Technology Inc.
2.2.2.7
PIR2 Register
The PIR2 register contains the flag bits for the CCP2
interrupt, the SSP bus collision interrupt, EEPROM
write operation interrupt and the comparator interrupt.
REGISTER 2-7:
PIR2 REGISTER (ADDRESS 0Dh)
Note:
Interrupt flag bits are set when an interrupt
condition occurs regardless of the state of
its corresponding enable bit or the global
enable
bit,
GIE
(INTCON<7>).
User
software should ensure the appropriate
interrupt flag bits are clear prior to
enabling an interrupt.
U-0
R/W-0
U-0
R/W-0
R/W-0
U-0
U-0
R/W-0
—CMIF
EEIF
BCLIF
CCP2IF
bit 7
bit 0
bit 7
Unimplemented: Read as ‘0’
bit 6
CMIF: Comparator Interrupt Flag bit
1
= The comparator input has changed (must be cleared in software)
0
= The comparator input has not changed
bit 5
Unimplemented: Read as ‘0’
bit 4
EEIF: EEPROM Write Operation Interrupt Flag bit
1
= The write operation completed (must be cleared in software)
0
= The write operation is not complete or has not been started
bit 3
BCLIF: Bus Collision Interrupt Flag bit
1
= A bus collision has occurred in the SSP when configured for I2C Master mode
0
= No bus collision has occurred
bit 2-1
Unimplemented: Read as ‘0’
bit 0
CCP2IF: CCP2 Interrupt Flag bit
Capture mode:
1
= A TMR1 register capture occurred (must be cleared in software)
0
= No TMR1 register capture occurred
Compare mode:
1
= A TMR1 register compare match occurred (must be cleared in software)
0
= No TMR1 register compare match occurred
PWM mode:
Unused.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com