数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY7C64113-PVC 数据表(PDF) 37 Page - Cypress Semiconductor

部件名 CY7C64113-PVC
功能描述  Full-Speed USB (12 Mbps) Function
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C64113-PVC 数据表(HTML) 37 Page - Cypress Semiconductor

Back Button CY7C64113-PVC Datasheet HTML 33Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 34Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 35Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 36Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 37Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 38Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 39Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 40Page - Cypress Semiconductor CY7C64113-PVC Datasheet HTML 41Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 48 page
background image
CY7C64013
CY7C64113
Document #: 38-08001 Rev. **
Page 37 of 48
The response of the SIE can be summarized as follows:
1. The SIE only responds to valid transactions and ignores non-valid ones.
2. The SIE generates an interrupt when a valid transaction is completed or when the FIFO is corrupted. FIFO corruption occurs
during an OUT or SETUP transaction to a valid internal address that ends with a non-valid CRC.
3. An incoming Data packet is valid if the count is < Endpoint Size + 2 (includes CRC) and passes all error checking.
4. An IN is ignored by an OUT configured endpoint and vice versa.
5. The IN and OUT PID status is updated at the end of a transaction.
6. The SETUP PID status is updated at the beginning of the Data packet phase.
7. The entire Endpoint 0 mode register and the count register are locked from CPU writes at the end of any transaction to that
endpoint in which either an ACK is transferred or the mode bits have changed. These registers are only unlocked by a CPU
read of these registers, and only if that read happens after the transaction completes. This represents about a 1-
µs window
in which the CPU is locked from register writes to these USB registers. Normally, the firmware should perform a register read
at the beginning of the Endpoint ISRs to unlock and get the mode register information. The interlock on the Mode and Count
registers ensures that the firmware recognizes the changes that the SIE might have made during the previous transaction.
Table 19-2. Decode table for Table 19-3: “Details of Modes for Differing Traffic Conditions”
Properties of incoming packet
Encoding
Status bits
What the SIE does to Mode bits
PID Status bits
Interrupt?
End Point Mode
End Point
Mode
3
2
1
0
Token
count
buffer
dval
DTOG
DVAL
COUNT
Setup
In
Out
ACK
3
2
1
0
Response
Int
Setup
In
Out
The validity of the received data
The quality status of the DMA buffer
The number of received bytes
Acknowledge phase completed
Legend:
UC: unchanged
TX: transmit
TX0: transmit 0-length packet
x: don’t care
RX: receive
available for Control endpoint only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com