COP8SCR9KMT7 datasheet(45/80 Pages) NSC

部件名	COP8SCR9KMT7

功能描述	8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout

PDF	80 Pages

Scroll/Zoom	100%

制造商	NSC [National Semiconductor (TI)]

网页	http://www.national.com

标志

45 / 80 page

14.0 USART (Continued)

14.1 USART CONTROL AND STATUS REGISTERS

The operation of the USART is programmed through three

registers: ENU, ENUR and ENUI.

14.2 DESCRIPTION OF USART REGISTER BITS

ENU — USART CONTROL AND STATUS REGISTER (Ad-

dress at 0BA)

PEN

PSEL1 XBIT9/

CHL1

CHL0

ERR

RBFL

TBMT

PSEL0

Bit 7

Bit 0

PEN: This bit enables/disables Parity (7- and 8-bit modes

only). Read/Write, cleared on reset.

PEN = 0

Parity disabled.

PEN = 1

Parity enabled.

PSEL1, PSEL0: Parity select bits. Read/Write, cleared on

reset.

PSEL1 = 0, PSEL0 = 0

Odd Parity (if Parity enabled)

PSEL1 = 0, PSEL1 = 1

Even Parity (if Parity enabled)

PSEL1 = 1, PSEL0 = 0

Mark(1) (if Parity enabled)

PSEL1 = 1, PSEL1 = 1

Space(0) (if Parity enabled)

XBIT9/PSEL0: Programs the ninth bit for transmission when

the USART is operating with nine data bits per frame. For

seven or eight data bits per frame, this bit in conjunction with

PSEL1 selects parity. Read/Write, cleared on reset.

CHL1, CHL0: These bits select the character frame format.

Parity is not included and is generated/verified by hardware.

10138925

FIGURE 22. USART Block Diagram

COP8SCR9KMT7 数据表(PDF) 45 Page - National Semiconductor (TI)

COP8SCR9KMT7 数据表(HTML) 45 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载