www.ti.com

APPLICATION INFORMATION

THEORY OF OPERATION

INPUT CONFIGURATION

R

3

R

1a

L

1

L

2

R

1b

C

1a

C

1b

C

A

CP

1

CP

3

VINCM

1V

CP

4

CP

2

INP

INM

All switches OFF Resistance: 10 GW

Production Data

ADS5541

SBAS307C – MAY 2004 – REVISED FEBRUARY 2007

clock cycle. This process results in a data latency of

17.5 clock cycles, after which the output data is

available as a 14-bit parallel word, coded in either

The ADS5541 is a low-power, 14-bit, 105MSPS,

straight offset binary or binary two’s complement

CMOS,

switched

capacitor,

pipeline

ADC

that

format.

operates from a single 3.3V supply. The conversion

process is initiated by a falling edge of the external

input clock. Once the signal is captured by the input

S&H, the input sample is sequentially converted by a

The analog input for the ADS5541 consists of a

series of small resolution stages, with the outputs

differential

sample-and-hold

architecture

combined in a digital correction logic block. Both the

implemented using the switched capacitor technique

rising and the falling clock edges are used to

shown in Figure 39.

propagate the sample through the pipeline every half

NOTE: All Switches are ON in sampling phase, which is approximately one-half of a clock period.

Figure 39. Analog Input Stage

21

Submit Documentation Feedback