| 数据搜索系统,热门电子元器件搜索 |
|
ADS7253IPWR 数据表(PDF) 39 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS7253IPWR 数据表(HTML) 39 Page - Texas Instruments |
|
39 / 71 page ![]() 1 2 14 15 16 17 25 26 27 28 29 30 SCLK CS D7 D6 D5 D4 ADS8353, ADS8354 SDO_A and SDO_B Sample N Sample N + 1 tACQ tCONV tTHROUGHPUT Data From Sample N 31 32 D15 D14 18 D3 D2 D1 D0 Data From Sample N Data From Sample N B15 B14 B2 B1 B0 X X X SDI X tSCLK ADS7853, ADS7854 SDO_A and SDO_B ADS7253, ADS7254 SDO_A and SDO_B D5 D4 D3 D2 D13 D12 D1 D0 0 0 D3 D2 D1 D0 D11 D10 0 0 0 0 X X X X X X ADS8353, ADS7853, ADS7253 www.ti.com SBAS584B – OCTOBER 2013 – REVISED AUGUST 2014 8.5.3.2 Conversion Data Read The device provides four different interface modes to the user for reading the conversion result. These modes offer flexible hardware connections and firmware programming. Table 11 shows how to select one of the four interface modes. Table 11. Interface Mode Selection MINIMUM SCLK FALLING EDGES CFR.B11 CFR.B10 INTERFACE MODE REQUIRED TO VALIDATE WRITE OPERATION N 0 0 32-CLK, dual-SDO mode (default) 32 0 1 32-CLK, single-SDO mode 48 1 0 16-CLK, dual-SDO mode 16 1 1 16-CLK, single SDO mode 32 In the 32-CLK interface modes, the device uses an internal clock to convert the sampled analog signal. The conversion is completed during the first 16 periods of SCLK and the conversion result can be read on the subsequent SCLK falling edges. All devices in the family (that is, ADS8353, ADS7853, and ADS7253) support the 32-CLK interface modes. In addition to the 32-CLK interface modes, the ADS7853 and ADS7253 also support the 16-CLK interface modes. By using the 16-CLK interface modes, the same throughput can be achieved at much lower SCLK speeds. The following sections detail the various interface modes supported by the device. 8.5.3.2.1 32-CLK, Dual-SDO Mode (CFR.B11 = 0, CFR.B10 = 0, Default) The 32-CLK, dual-SDO mode is the default mode supported by all devices. This mode can also be selected by writing CFR.B11 = 0 and CFR.B10 = 0. In this mode, the SDO_A pin outputs the ADC_A conversion result and the SDO_B pin outputs the ADC_B conversion result. Figure 91 shows a detailed timing diagram for this mode. Figure 91. 32-CLK, Dual-SDO Mode Timing Diagram Copyright © 2013–2014, Texas Instruments Incorporated Submit Documentation Feedback 39 Product Folder Links: ADS8353 ADS7853 ADS7253 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |