1

© 1997 National Semiconductor Corporation

General Description

The DP83223 Twisted Pair Transceiver is an integrated

circuit capable of driving and receiving three-level (MLT-3)

encoded

datastreams.

The

DP83223

Transceiver

is

designed

to

interface

directly

with

National

Semiconductor’s Fast Ethernet and FDDI Chip Sets or

similar Physical Layer silicon allowing low cost data links

over copper based media. The DP83223 allows links of up

to 100 meters over Shielded Twisted Pair (Type-1A STP)

and Category-5 datagrade Unshielded Twisted Pair (Cat-5

UTP) or equivalent. The DP83223 is available in a 28 pin

PLCC package and a 32 pin PQFP package.

System Connection Diagrams

Features

s Compatible with ANSI X3.263 TP-PMD draft standard

s Allows use of Type 1 STP and Category 5 UTP cables

s Requires a single +5V supply

s Integrated transmitter and receiver with adaptive equal-

ization circuit

s Isolated TX and RX power supplies for minimum noise

coupling

s Loopback feature for board diagnostics

s Digitally Synthesized transmit signal transition time con-

trol for reduced EMI

s Programmable transmit voltage amplitude

s Suitable for 100BASE-TX Fast Ethernet and Twisted

Pair FDDI applications

DP83223 TWISTER High Speed Networking Transceiver Device

April, 1997

DP83223

Transceiver

DP83840A

10/100 Ethernet PHY

Twisted Pair

Magnetics

Media

PMD

Encoded

RXDATA

PMD

Encoded

TXDATA

Scrambled

TX DATA

Signal

Scrambled

RX DATA

Detect

100BASE-TX

DP83257VF or DP83256VF-AP

PLAYER+

DP83223

Transceiver

Twisted Pair

Magnetics

DP83222

Stream Cipher

Media

TXC

SIGDET

Phased

RX CLOCK

Recovered

RXCLOCK

TX DATA

Scrambled

TX DATA

PMD

Encoded

RXDATA

PMD

Encoded

TXDATA

Descrambled

RX DATA

Recovered

RX DATA

RXDATA

Twisted Pair FDDI