DAC8564IAPWR datasheet(5/51 Pages) TI1

5 / 51 page

OUT

LDAC

ENABLE

DAC8564

OUT

H/V

OUT

REF

GND

OUT

IOV

SCLK

SYNC

DAC8564

www.ti.com

SBAS403D

– JUNE 2007 – REVISED MAY 2011

PIN CONFIGURATIONS

PW PACKAGE

TSSOP-16

(Top View)

PIN DESCRIPTIONS

NAME

DESCRIPTION

VOUTA

Analog output voltage from DAC A

VOUTB

Analog output voltage from DAC B

VREFH/

Positive reference input / reference output 2.5V if internal reference used.

VREFOUT

AVDD

Power-supply input, 2.7V to 5.5V

VREFL

Negative reference input

GND

Ground reference point for all circuitry on the part

VOUTC

Analog output voltage from DAC C

VOUTD

Analog output voltage from DAC D

Level-triggered control input (active low). This input is the frame synchronization signal for the input data. When SYNC

goes low, it enables the input shift register, and data are sampled on subsequent falling clock edges. The DAC output

SYNC

updates following the 24th clock. If SYNC is taken high before the 24th clock edge, the rising edge of SYNC acts as

an interrupt, and the write sequence is ignored by the DAC8564. Schmitt-Trigger logic input.

SCLK

Serial clock input. Data can be transferred at rates up to 50MHz. Schmitt-Trigger logic input.

Serial data input. Data are clocked into the 24-bit input shift register on each falling edge of the serial clock input.

DIN

Schmitt-Trigger logic input.

IOVDD

Digital input-output power supply

Address 0

—sets device address; see Table 5.

Address 1

—sets device address; see Table 5.

ENABLE

The enable pin (active low) connects the SPI interface to the serial port

LDAC

Load DACs; rising edge triggered, loads all DAC registers

DAC8564IAPWR 数据表(PDF) 5 Page - Texas Instruments

DAC8564IAPWR 数据表(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载