| 数据搜索系统,热门电子元器件搜索 |
|
CDCM1802 数据表(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CDCM1802 数据表(HTML) 21 Page - Texas Instruments |
|
21 / 30 page ![]() CDCM1802 www.ti.com SCAS759B – APRIL 2004 – REVISED NOVEMBER 2015 11.3 Thermal Considerations Table 2. Package Thermal Resistance PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VQFN −16 package thermal resistance 4-layer JEDEC test board (JESD51 −7) with four thermal RθJA 48.4 °C/W with thermal vias in PCB(1) vias of 22-mil diameter each, airflow = 0 ft/min (1) It is recommended to provide four thermal vias to connect the thermal pad of the package effectively with the PCB and ensure a good heat sink. Example: Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias: TChassis = 85°C (temperature of the chassis) Peffective = Imax × Vmax = 85 mA × 3.6 V = 306 mW (max power consumption inside the package) ΔTJunction = RθJA × Peffective = 40.8°C/W × 306 mW = 12.48°C TJunction = ΔTJunction + TChassis = 12.48°C + 85°C = 97.48°C (the maximum junction temperature of Tdie−max = 125°C is not violated) Copyright © 2004–2015, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Links: CDCM1802 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |