数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SCANSTA111MT/NOPB 数据表(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
部件名 SCANSTA111MT/NOPB
功能描述  SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SCANSTA111MT/NOPB 数据表(HTML) 13 Page - Texas Instruments

Back Button SCANSTA111MT/NOPB Datasheet HTML 9Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 10Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 11Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 12Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 13Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 14Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 15Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 16Page - Texas Instruments SCANSTA111MT/NOPB Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 38 page
background image
SCANSTA111
www.ti.com
SNLS060K – AUGUST 2001 – REVISED APRIL 2013
Table 4. Level 2 Protocol and Op-Codes (continued)
Instructions
Hex Op-Code
Binary Op-Code
Data Register
TRANSPARENT4
A4
1010 0100
Transparent Enable Register4
TRANSPARENT5
A5
1010 0101
Transparent Enable Register5
TRANSPARENT6
A6
1010 0110
Transparent Enable Register6
TRANSPARENT7
A7
1010 0111
Transparent Enable Register7
DGPIO0
B0
1011 0000
Dedicated GPIO Register0
DGPIO1
B1
1011 0001
Dedicated GPIO Register1
DGPIO2
B2
1011 0010
Dedicated GPIO Register2
DGPIO3
B3
1011 0011
Dedicated GPIO Register3
DGPIO4
B4
1011 0100
Dedicated GPIO Register4
DGPIO5
B5
1011 0101
Dedicated GPIO Register5
DGPIO6
B6
1011 0110
Dedicated GPIO Register6
DGPIO7
B7
1011 0111
Dedicated GPIO Register7
SGPIO0
B8
1011 1000
Shared GPIO Register0
SGPIO1
B9
1011 1001
Shared GPIO Register1
SGPIO2
BA
1011 1010
Shared GPIO Register2
SGPIO3
BB
1011 1011
Shared GPIO Register3
SGPIO4
BC
1011 1100
Shared GPIO Register4
SGPIO5
BD
1011 1101
Shared GPIO Register5
SGPIO6
BE
1011 1110
Shared GPIO Register6
SGPIO7
BF
1011 1111
Shared GPIO Register7
Other Undefined
TBD
TBD
Device Identification Register
LEVEL 2 INSTRUCTION DESCRIPTIONS:
BYPASS: The BYPASS instruction selects the bypass register for insertion into the active scan chain when the
'STA111 is selected.
EXTEST: The EXTEST instruction selects the boundary-scan register for insertion into the active scan chain.
The boundary-scan register consists of seven sample only shift cells connected to the S(0-6) and OE inputs. On
the 'STA111, the EXTEST instruction performs the same function as the SAMPLE/PRELOAD instruction, since
there aren't any scannable outputs on the device.
SAMPLE/PRELOAD: The SAMPLE/PRELOAD instruction selects the boundary-scan register for insertion into
the active scan chain. The boundary-scan register consists of seven sample only shift cells connected to the S(0-
6) and OE inputs.
IDCODE: The IDCODE instruction selects the device identification register for insertion into the active scan
chain. When IDCODE is the current active instruction the device identification 0FC0F01F Hex is captured upon
exiting the Capture-DR state.
UNPARK: This instruction unparks the Local Scan Port Network and inserts it into the active scan chain as
configured by Mode Register0 (and Mode Register1 in the HDL) (see Table 6). Unparked LSPs are sequenced
synchronously with the 'STA111's TAP controller. When a LSP has been parked in the Test-Logic-Reset or Run-
Test/Idle state, it will not become unparked until the 'STA111's TAP Controller enters the Run-Test/Idle state
following the UNPARK instruction. An LSP which has been parked in Test-Logic-Reset will be parked in Run-
Test/Idle upon update of an UNPARK instruction. If an LSP has been parked in one of the stable pause states
(Pause-DR or Pause-IR), it will not become unparked until the 'STA111's TAP Controller enters the respective
pause state. (See Figure 9 through Figure 12).
PARKTLR: This instruction causes all unparked LSPs to be parked in the Test-Logic-Reset TAP controller state
and removes the LSP network from the active scan chain. The LSP controllers keep the LSPs parked in the
Test-Logic-Reset state by forcing their respective TMSn output with a constant logic 1 while the LSP controller is
in the Parked-TLR state (see Figure 4).
Copyright © 2001–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: SCANSTA111



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com