| 数据搜索系统,热门电子元器件搜索 |
|
WM8993 数据表(PDF) 28 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8993 数据表(HTML) 28 Page - Wolfson Microelectronics plc |
|
28 / 229 page ![]() WM8993 Production Data w PD, November 2010, Rev 4.0 28 SIGNAL TIMING REQUIREMENTS MASTER CLOCK MCLK tMCLKL tMCLKH tMCLKY Figure 2 Master Clock Timing Test Conditions The following timing information is valid across the full range of recommended operating conditions. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT Master Clock Timing MCLK cycle time TMCLKY (MCLK as input to FLL) 33.33 ns (FLL not used, MCLK_DIV = 1 40 ns (FLL not used, MCLK_DIV = 0 80 ns MCLK duty cycle (= TMCLKH : TMCLKL) 60:40 40:60 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |