XR22802 datasheet(7/46 Pages) EXAR

7 / 46 page

XR22802

7 / 46

exar.com/XR22802

Rev 1B

Type: I = Input, O = Output, I/O = Input/Output, PWR = Power, OD = Open-Drain

GND

PWR

Power supply common, ground

E6/RXA/RWKA#

I/O

Enhanced general purpose IO, or UART channel A RX data, or remote wakeup. Defaults to

UART RX data.

E7/TXA

I/O

Enhanced general purpose IO, or UART channel A TX data. Defaults to UART TX data.

E5/RTSA#/RS485A/GA5

I/O

Enhanced general purpose IO, or UART channel A Request to Send, or auto-RS485 half-

duplex enable, or general purpose IO. Defaults to UART GPIO input except when XR22802 is

used with CDC-ACM driver. Refer to Automatic RTS/CTS Hardware Flow Control section on

page 14 or Auto RS-485 Half-Duplex Control on page 15.

E4/CTSA#/GA4

I/O

Enhanced general purpose IO, or UART channel A Clear to Send, or general purpose IO.

Defaults to UART GPIO input except when XR22802 is used with CDC-ACM driver. Refer to

Automatic RTS/CTS Hardware Flow Control section on page 14.

E14/RXB/RWKB#

I/O

Enhanced general purpose IO, or UART channel B RX data, or remote wakeup. Defaults to

UART RX data.

E15/TXB

I/O

Enhanced general purpose IO, or UART channel B TX data. Defaults to UART TX data.

E13/RTSB#/RS485B/GB5

I/O

Enhanced general purpose IO, or UART channel B Request to Send, or channel B auto-

RS485 half-duplex enable, or general purpose IO. Defaults to UART GPIO input except when

XR22802 is used with CDC-ACM driver. Refer to Automatic RTS/CTS Hardware Flow Control

section on page 14 or Auto RS-485 Half-Duplex Control on page 15.

E12/CTSB#/GB4

I/O

Enhanced general purpose IO, or UART channel B Clear to Send, or general purpose IO.

Defaults to UART GPIO input except when XR22802 is used with CDC-ACM driver. Refer to

Automatic RTS/CTS Hardware Flow Control section on page 14.

LOW_PWR#

The LOW_PWR# pin will be asserted whenever it is not safe to draw the amount of current

requested from VBUS in the Device Maximum Power field of the Configuration Descriptor.

The LOW_PWR# pin is asserted when the XR22802 is in suspend mode or when it is not yet

configured. The LOW_PWR# pin will be de-asserted whenever it is safe to draw the amount

of current requested in the Device Maximum Power field. Note that the XR22802 device is a

high power device. The default polarity of the LOW_PWR# output pin is active low and is pro-

grammable via the OTP.

GND

PWR

Power supply common, ground

E10/DSRB#/GB2

I/O

Enhanced general purpose IO, or UART channel B Data Set Ready, or general purpose IO.

Defaults to UART GPIO input. Refer to Automatic DTR/DSR Hardware Flow Control section

on page 14.

E11/DTRB#/GB3

I/O

Enhanced general purpose IO, or UART channel B Data Terminal Ready, or general purpose

IO. Defaults to UART GPIO input. Refer to Automatic DTR/DSR Hardware Flow Control sec-

tion on page 14

E2/DSRA#/GA2

I/O

Enhanced general purpose IO, or UART channel A Data Set Ready, or general purpose IO.

Defaults to UART GPIO input. Refer to Automatic DTR/DSR Hardware Flow Control section

on page 14.

E3/DTRA#/GA3

I/O

Enhanced general purpose IO, or UART channel A Data Terminal Ready, or general purpose

IO. Defaults to UART GPIO input. Refer to Automatic DTR/DSR Hardware Flow Control sec-

tion on page 14.

SCL

I/O OD

I2C Master controller serial clock (open-drain) External pull-up resistor required on this pin.

SDA

I/O OD

I2C Master controller data (open-drain). External pull-up resistor required on this pin.

Pin No.

Pin Name

Type

Description

XR22802 数据表(PDF) 7 Page - Exar Corporation

XR22802 数据表(HTML) 7 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载