IN

GND

ON/OFF

OUT

ESR

Ground

Input

Capacitor

Output

Capacitor

ON/OFF

17

LP2983

www.ti.com

SNVS170D – OCTOBER 2001 – REVISED APRIL 2016

Product Folder Links: LP2983

Submit Documentation Feedback

Copyright © 2001–2016, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as

practical to the respective LDO pin connections. Place ground return connections to the input and output

capacitors, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side,

copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and

negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and

thereby reduces load-current transients, minimizes noise, and increases circuit stability. TI also recommends a

ground reference plane, either embedded in the PCB itself or located on the bottom side of the PCB opposite the

components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves

similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is

necessary to meet thermal requirements.

10.2 Layout Example

Figure 27. LP2983 Layout Example