数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LP5521 数据表(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
部件名 LP5521
功能描述  LP5521 Programmable Three-Channel LED Driver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP5521 数据表(HTML) 34 Page - Texas Instruments

Back Button LP5521 Datasheet HTML 30Page - Texas Instruments LP5521 Datasheet HTML 31Page - Texas Instruments LP5521 Datasheet HTML 32Page - Texas Instruments LP5521 Datasheet HTML 33Page - Texas Instruments LP5521 Datasheet HTML 34Page - Texas Instruments LP5521 Datasheet HTML 35Page - Texas Instruments LP5521 Datasheet HTML 36Page - Texas Instruments LP5521 Datasheet HTML 37Page - Texas Instruments LP5521 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 48 page
background image
34
LP5521
SNVS441H – JANUARY 2007 – REVISED MAY 2016
www.ti.com
Product Folder Links: LP5521
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
7.6.11 G Channel Program Counter Value (G Channel PC)
Address 0AH
Reset value 00H
Table 31. G Channel PC Register
7
6
5
4
3
2
1
0
G_PC[3]
G_PC[2]
G_PC[1]
G_PC[0]
NAME
BIT
ACCESS
ACTIVE
DESCRIPTION
G_PC
3:0
R/W
G channel program counter value
PC registers are synchronized to 32 kHz clock. Delay between consecutive I2C writes to PC registers needs to
be longer than 153
μs (typ.). PC register can be read or written only when EXEC mode is 'hold'.
7.6.12 B Channel Program Counter Value (B Channel PC)
Address 0BH
Reset value 00H
Table 32. B Channel PC Register
7
6
5
4
3
2
1
0
B_PC[3]
B_PC[2]
B_PC[1]
B_PC[0]
NAME
BIT
ACCESS
ACTIVE
DESCRIPTION
B_PC
3:0
R/W
B channel program counter value
PC registers are synchronized to a 32-kHz clock. Delay between consecutive I2C writes to PC registers must be
longer than 153
μs (typ.). PC register can be read or written only when EXEC mode is 'hold'.
7.6.13 Status/Interrupt Register
Address 0CH
Reset value 00H
Table 33. STATUS/INTERRUPT Register
7
6
5
4
3
2
1
0
EXT_CLK
USED
R_INT
G_INT
B_INT
NAME
BIT
ACCESS
ACTIVE
DESCRIPTION
EXT_CLK
USED
3
R
External clock state
0 = Internal 32kHz clock used
1 = External 32kHz clock used
R_INT
2
R
High
Interrupt from R channel
G_INT
1
R
High
Interrupt from G channel
B_INT
0
R
High
Interrupt from B channel
Note: Register INT bits will be cleared when read operation to Status/Interrupt register occurs. INT output pin
(active low) will go high after read operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com