数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS89C430 数据表(PDF) 39 Page - Dallas Semiconductor

部件名 DS89C430
功能描述  Ultra-High-Speed Flash Microcontrollers
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DALLAS [Dallas Semiconductor]
网页  https://www.maximintegrated.com/en.html
标志 DALLAS - Dallas Semiconductor

DS89C430 数据表(HTML) 39 Page - Dallas Semiconductor

Back Button DS89C430 Datasheet HTML 35Page - Dallas Semiconductor DS89C430 Datasheet HTML 36Page - Dallas Semiconductor DS89C430 Datasheet HTML 37Page - Dallas Semiconductor DS89C430 Datasheet HTML 38Page - Dallas Semiconductor DS89C430 Datasheet HTML 39Page - Dallas Semiconductor DS89C430 Datasheet HTML 40Page - Dallas Semiconductor DS89C430 Datasheet HTML 41Page - Dallas Semiconductor DS89C430 Datasheet HTML 42Page - Dallas Semiconductor DS89C430 Datasheet HTML 43Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 48 page
background image
DS89C430/DS89C440/DS89C450 Ultra-High-Speed Flash Microcontrollers
39 of 48
Figure 14. System Clock Sources
4X/
2X
CTM
CRYSTAL
OSCILLATOR
DIVIDE 1024
RING
OSCILLATOR
CLOCK
MULTIPLIER
CD0
CD1
SELECTOR
RING
ENABLE
MUX
SYSTEM
CLOCK
Bandgap-Monitored Interrupt and Reset Generation
The power monitor in the DS89C430 monitors the VCC pin in relation to the on-chip bandgap voltage reference.
Whenever VCC falls below VPFW, an interrupt is generated if the corresponding power-fail interrupt-enable bit EPFI
(WDCON.5) is set, causing the device to vector to address 33h. The power-fail interrupt status bit PFI (WDCON.4)
is set any time VCC transitions below VPFW, and can only be cleared by software once set. Similarly, as VCC falls
below VRST, a reset is issued internally to halt program execution. Following power-up, a power-on reset initiates a
power-on reset timeout before starting program execution. When VCC is first applied to the DS89C430, the
processor is held in reset until VCC > VRST and a delay of 65,536 oscillator cycles has elapsed, to ensure that power
is within tolerance and the clock source has had time to stabilize. Once the reset timeout period has elapsed, the
reset condition is removed automatically and software execution begins at the reset vector location of 0000h. The
power-on reset flag POR (WDCON.6) is set to logic 1 to indicate a power-on reset has occurred, and can only be
cleared by software.
When the DS89C430 enters stop mode, the bandgap, reset comparator, and power-fail interrupt comparator are
automatically disabled to conserve power if the BGS (EXIF.0) bit is set to logic 0. This is the lowest power mode. If
BGS is set to logic 1, the bandgap reference, reset comparator, and the power-fail comparator are powered up,
although in a mode that reduces their power consumption.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com