| 数据搜索系统,热门电子元器件搜索 |
|
TNETE2201BPJW 数据表(PDF) 3 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETE2201BPJW 数据表(HTML) 3 Page - Texas Instruments |
|
3 / 28 page ![]() TNETE2201B 1.25GIGABIT ETHERNET TRANSCEIVER SLLS367D − JUNE 1999 − REVISED AUGUST 2007 3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 functional block diagram LOOPEN TD0 − TD9 10-Bit Register 10 / 10 / Shift Register REFCLK Clock Multiplier 2:1 MUX Synchronous Detect SYNCEN SYNC RD0 − RD9 10-Bit Register 10 / 10 / Shift Register PLL Clock Recovery and Data Retiming ÷ 2 125 MHz 125 MHz 62.5 MHz 62.5 MHz RBC0 RBC1 RX+ RX− TX+ TX− |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |