CS8406 datasheet(32/43 Pages) CIRRUS

32 / 43 page

CS8406

DS580F1

10.HARDWARE MODE

The CS8406 has a hardware mode that allows the use of the device without a microcontroller.

Hardware mode is selected by connecting the H/S pin to VL. The flexibility of the CS8406 is nec-

essarily limited in hardware mode. Various pins change function as described in the hardware

mode pin description section.

The hardware mode data flow is shown in Figure 12. Audio data is input through the serial audio

input port and routed to the AES3 transmitter.

10.1 Channel Status, User and Validity Data

The transmitted channel status, user and validity data can be input in two methods, determined

by the state of the CEN pin. Mode A is selected when the CEN pin is low. In mode A, the user bit

data and the validity bit are input through the U and V pins, clocked by both edges of ILRCK. The

channel status data is derived from the state of the COPY/C, ORIG, EMPH, and AUDIO pins.

Table 2 shows how the COPY/C and ORIG pins map to channel status bits. In consumer mode,

the transmitted category code is set to General (00h).

Mode B is selected when the CEN pin is high. In mode B, the channel status, user data bits and

the validity bit are input serially through the COPY/C, U and V pins. Data is clocked into these

pins at both edges of ILRCK. Figure 8 shows the timing requirements.

AES3

Encoder

&Tx

Serial

Audio

Input

C, U, V Data Buffer

ILRCK

ISCLK

TXP

COPY/C ORIG EMPH AUDIO

H/S

Output

Clock

Source

OMCK

Power supply pins are omitted from this diagram.

Please refer to the Typical Connection Diagram for hook-up details.

SDIN

SFMT1 SFMT0

TXN

CEN

APMS

TCBL

TCBLD

RST

Figure 12. Hardware Mode Data Flow

CS8406 数据表(PDF) 32 Page - Cirrus Logic

CS8406 数据表(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载