www.ti.com

SLAVE ADDRESS R/W

A Ctrl <7:1>

A

MS-Byte A

LS-Byte A P

’0’ (write)

Data Transferred

(2 Bytes + Acknowledge)

PDN-Byte:

PD1

PD2

1

1

1

1

1

1

MSB

LSB

S

PD0

Sr Slave Address

R/W A

’1’ (read)

’0’ = (Normal Mode)

A

PDN-Byte A

LS-Byte A P

PD0

Sr Slave Address

R/W

A

MS-Byte A

(DAC7573)

(MASTER)

(MASTER)

’1’ = (Power Down Flag)

Data Transferred

(3 Bytes + Acknowledge)

(DAC7573)

(MASTER)

(MASTER)

(MASTER)

PD1 = Power Down Bit

PD2 = Power Down Bit

’1’ (read)

(DAC7573)

(DAC7573)

Slave Address

R/W A Ctrl <7:1>

A

MS-Byte A

LS-Byte A P

’0’ (write)

Data Transferred

(2 Bytes + Acknowledge)

PD0

Sr

Slave Address

R/W A

’1’ (read)

’0’ = (Normal Mode)

A

PDN-Byte A

LS-Byte A P

PD0

Sr Slave Address

R/W

A

MS-Byte A

(DAC7573)

(DAC7573)

(DAC7573)

(MASTER)

(MASTER)

’1’ = (Power Down Flag)

Data Transferred

(3 Bytes + Acknowledge)

(DAC7573)

(MASTER)

(MASTER)

(MASTER)

Sr

HS-Mode

A

S

F/S-Mode

’1’ (read)

HS-Master Code

DAC7573

SLAS398 – SEPTEMBER 2003

DAC7573 as a Slave Transmitter - Standard and Fast Mode

Figure 37 shows the standard and fast mode master receiver addressing a DAC7573 Slave Transmitter with a

7-bit address.

Figure 37. Standard and Fast Mode: Slave Transmitter

DAC7573 as a Slave Transmitter - High-Speed Mode

Transmitter

.

Figure 38. High-Speed Mode: Slave Transmitter

21