数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VPC323XD 数据表(PDF) 41 Page - Micronas

部件名 VPC323XD
功能描述  Comb Filter Video Processor
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRONAS [Micronas]
网页  http://www.micronas.com
标志 MICRONAS - Micronas

VPC323XD 数据表(HTML) 41 Page - Micronas

Back Button VPC323XD Datasheet HTML 37Page - Micronas VPC323XD Datasheet HTML 38Page - Micronas VPC323XD Datasheet HTML 39Page - Micronas VPC323XD Datasheet HTML 40Page - Micronas VPC323XD Datasheet HTML 41Page - Micronas VPC323XD Datasheet HTML 42Page - Micronas VPC323XD Datasheet HTML 43Page - Micronas VPC323XD Datasheet HTML 44Page - Micronas VPC323XD Datasheet HTML 45Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 78 page
background image
ADVANCE INFORMATION
VPC 323xD, VPC 324xD
Micronas
41
h’14e
Status of automatic standard recognition
bit[0]
1
error of the vertical standard (neither 50 nor 60 Hz)
bit[1]
1
detected standard is disabled
bit[2]
1
search active
bit[3]
1
search terminated, but failed
bit[3:0]
0000 all ok
0001 search not started, because vwin error detected
(no input or SECAM L)
0010 search not started, because detected vert. standard
not enabled
x1x0 search started and still active
1x00 search failed (found standard not correct)
1x10 search failed, (detected color standard not enabled)
0
ASR_STATUS
VWINERR
DISABLED
BUSY
FAILED
h’21
Input select:
writing to this register will also initialize the standard
bit[1:0]
luma selector
00
VIN3
01
VIN2
10
VIN1
11
VIN4
bit[2]
chroma selector
0/1
VIN1/CIN
bit[4:3]
IF compensation
00
off
01
6 dB/Okt
10
12 dB/Okt
11
10 dB/MHz only for SECAM
bit[6:5]
chroma bandwidth selector
00
narrow
01
normal
10
broad
11
wide
bit[7]
0/1
adaptive/fixed SECAM notch filter
bit[8]
0/1
enable luma lowpass filter
bit[10:9]
hpll speed
00
no change
01
terrestrial
10
vcr
11
mixed
bit[11]
status bit, write 0, this bit is set to 1 to indicate
operation complete.
0
1
0
2
0
0
3
INSEL
VIS
CIS
IFC
CBW
FNTCH
LOWP
HPLLMD
h’22
picture start position: This register sets the start point of active video
and can be used e.g. for panning. The setting is updated when ‘sdt’
register is updated or when the scaler mode register ‘scmode’ is writ-
ten.
0SFIF
h’23
luma/chroma delay adjust. The setting is updated when ‘sdt’ register
is updated.
bit[5:0]
reserved, set to zero
bit[11:6]
luma delay in clocks, allowed range is +1 ... –7
0LDLY
h’29
helper delay register (PAL+ mode only)
bit[11:0]
delay adjust for helper lines adjustable from
–96...96, 1 step corresponds to 1/32 clock
0
HLP_DLY
FP Sub-
address
Function
Default
Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com