数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3050T 数据表(PDF) 19 Page - STMicroelectronics

部件名 ADE3050T
功能描述  LCD Display Engines with Integrated DVI, ADC and YUV Ports
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3050T 数据表(HTML) 19 Page - STMicroelectronics

Back Button ADE3050T Datasheet HTML 15Page - STMicroelectronics ADE3050T Datasheet HTML 16Page - STMicroelectronics ADE3050T Datasheet HTML 17Page - STMicroelectronics ADE3050T Datasheet HTML 18Page - STMicroelectronics ADE3050T Datasheet HTML 19Page - STMicroelectronics ADE3050T Datasheet HTML 20Page - STMicroelectronics ADE3050T Datasheet HTML 21Page - STMicroelectronics ADE3050T Datasheet HTML 22Page - STMicroelectronics ADE3050T Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 88 page
background image
19/88
ADE3XXX
Line Lock PLL Block
2.4
Line Lock PLL Block
The line lock PLL recovers a sample clock from an incoming hsync source. The response
characteristics of the line lock PLL are adjustable for optimimum response time and jitter filtering.
The phase of the sample clock is digitally adjustable by steps of 289 ps (with a 27-MHz crystal). The
I2C interface of the line lock PLL is in the LLK_CTRL clock domain which must be active for
programming.
The PLL loop filter has three ranges with independent filter parameters. When the phase detector
error remains below a programmable threshold for a programmable number of input lines, the loop
filter coefficients change. Any phase detector error above the programmed threshold reverts the
filter to the appropriate level in one line. The operation is represented in Figure 3.
The digital loop filter is controlled by three parameters: MFACTOR, A and B. M_FACTOR is the
desired number of clocks per input line. The A and B parameters control the response of the 2nd
order digital filter. A and B are composed of a linear and exponential component designated by the
L and E suffix, respectively. These numbers are related to the classic 2nd order damping and
natural frequency as follows:
Damping = AL x 2
(AE-12) x SQRT(5 x M_FACTOR / (BL x 2BE))
Natural Frequency = SQRT(M_FACTOR x 5 x BL x 2
(BE-34))
Figure 3: Line Lock PLL State Diagram
Table 7: Line Lock PLL Registers (Sheet 1 of 4)
Register Name
Addr
Mode
Bits
Default
Description
LLK_PLL_CLEAR
0x0800
[7:6]
Reserved
R/W
[5]
0x0
Master Reset
R/W
[4]
0x0
Reset the PLL synthetic sync
R/W
[3]
0x0
Reset PLL offset
R/W
[2]
0x0
Reset PLL accumulator
R/W
[1]
0x0
Reset the low pass filter
R/W
[0]
0x0
Reset the PLL phase error
fast
slow
lock
more than SLOW_LINE_NB
error <= SLOW_TOL for
of lines
error > LOCK_TOL
error <= LOCK_TOL for
more than LOCK_LINE_NB
of lines
error > SLOW_TOL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com