ADP5070ACPZ-R7 datasheet(17/28 Pages) AD

17 / 28 page

ADP5070

Data Sheet

Rev. A | Page 16 of 27

To configure the simultaneous enable mode, connect the SEQ pin

to the VREG pin. Both regulators power up simultaneously

when the EN2 pin is taken high. The EN1 pin enable can be

used to enable the internal references ahead of enabling the

outputs, if desired. The simultaneous enable mode timing is

shown in Figure 42.

VIN

DISCONNECT

SWITCH TURN ON

VPOS

TIME

VNEG

SIMULTANEOUS ENABLE MODE

(SEQ = HIGH, EN2 = HIGH)

Figure 42. Simultaneous Enable Mode

To configure the sequential enable mode, pull the SEQ pin low.

In this mode, either VPOS or VNEG can be enabled first by using

the respective EN1 pin or EN2 pin. Keep the other pin low. The

secondary supply is enabled when the primary supply completes

soft start and its feedback voltage reaches approximately 85% of

the target value. The sequential enable mode timing is shown in

Figure 43.

DISCONNECT

SWITCH TURN ON

DISCONNECT

SWITCH TURN ON

TIME

VPOS

VNEG

VPOS

VNEG

1. VPOS FOLLOWED BY VNEG

(SEQ = LOW, EN1 = HIGH, EN2 = LOW)

2. VNEG FOLLOWED BY VPOS

(SEQ = LOW, EN2 = HIGH, EN1 = LOW)

SEQUENTIAL ENABLE MODE

VIN

Figure 43. Sequential Enable Mode

ADP5070ACPZ-R7 数据表(PDF) 17 Page - Analog Devices

ADP5070ACPZ-R7 数据表(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载

链接网址

ADP5070ACPZ-R7 数据表(PDF) 17 Page - Analog Devices

ADP5070ACPZ-R7 数据表(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表 下载

链接网址

数据表下载