数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1763ACPZ1.25-R7 数据表(PDF) 7 Page - Analog Devices

部件名 ADP1763ACPZ1.25-R7
功能描述  CMOS Linear Regulator
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1763ACPZ1.25-R7 数据表(HTML) 7 Page - Analog Devices

Back Button ADP1763ACPZ1.25-R7 Datasheet HTML 3Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 4Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 5Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 6Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 7Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 8Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 9Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 10Page - Analog Devices ADP1763ACPZ1.25-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
ADP1763
Data Sheet
Rev. 0 | Page 6 of 18
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
12
11
10
1
3
49
2
VIN
VIN
VIN
VIN
VOUT
NOTES
1. THE EXPOSED PAD IS ELECTRICALLY
CONNECTED TO GND. IT IS RECOMMENDED
THAT THIS PAD BE CONNECTED TO A GROUND
PLANE ON THE PCB. THE EXPOSED PAD IS
ON THE BOTTOM OF THE PACKAGE.
VOUT
VOUT
VOUT
ADP1763
TOP VIEW
(Not to Scale)
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1 to 4
VIN
Regulator Input Supply. Bypass VIN to GND with a 10 μF or greater capacitor. Note that all four VIN pins must be
connected to the source supply.
5
REFCAP
Reference Filter Capacitor. Connect a 1 μF capacitor from the REFCAP pin to ground. Do not connect a load to
ground.
6
VREG
Regulated Input Supply to LDO Amplifier. Bypass VREG to GND with a 1 μF or greater capacitor. Do not connect
a load to ground.
7
GND
Ground.
8
VADJ
Adjustable Voltage Pin for the Adjustable Output Option. Connect a 10 kΩ external resistor between the VADJ
pin and ground to set the output voltage to 1.5 V. For the fixed output option, leave this pin floating.
9 to 12
VOUT
Regulated Output Voltage. Bypass VOUT to GND with a 10 μF or greater capacitor. Note that all four VOUT pins
must be connected to the load.
13
SENSE
Sense Input. The SENSE pin measures the actual output voltage at the load and feeds it to the error amplifier.
Connect VSENSE as close to the load as possible to minimize the effect of IR voltage drop between VOUT and the load.
14
SS
Soft Start Pin. A 10 nF capacitor connected to the SS pin and ground sets the start-up time to 0.6 ms.
15
PG
Power-Good Output. This open-drain output requires an external pull-up resistor. If the device is in shutdown
mode, current-limit mode, or thermal shutdown mode, or if VOUT falls below 90% of the nominal output
voltage, the PG pin immediately transitions low.
16
EN
Enable Input. Drive the EN pin high to turn on the regulator. Drive the EN pin low to turn off the regulator. For
automatic startup, connect the EN pin to the VIN pin.
EP
Exposed Pad. The exposed pad is electrically connected to GND. It is recommended that this pad be connected
to a ground plane on the PCB. The exposed pad is on the bottom of the package.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com